EEWORLDEEWORLDEEWORLD

Part Number

Search

GS81302QT19E-250T

Description
QDR SRAM, 8MX18, 0.45ns, CMOS, PBGA165, 15 X 17 MM, 1 MM PITCH, FPBGA-165
Categorystorage    storage   
File Size423KB,28 Pages
ManufacturerGSI Technology
Websitehttp://www.gsitechnology.com/
Download Datasheet Parametric View All

GS81302QT19E-250T Overview

QDR SRAM, 8MX18, 0.45ns, CMOS, PBGA165, 15 X 17 MM, 1 MM PITCH, FPBGA-165

GS81302QT19E-250T Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerGSI Technology
Parts packaging codeBGA
package instructionLBGA,
Contacts165
Reach Compliance Codecompliant
ECCN code3A991.B.2.B
Maximum access time0.45 ns
Other featuresPIPELINED ARCHITECTURE
JESD-30 codeR-PBGA-B165
length17 mm
memory density150994944 bit
Memory IC TypeQDR SRAM
memory width18
Number of functions1
Number of terminals165
word count8388608 words
character code8000000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize8MX18
Package body materialPLASTIC/EPOXY
encapsulated codeLBGA
Package shapeRECTANGULAR
Package formGRID ARRAY, LOW PROFILE
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Certification statusNot Qualified
Maximum seat height1.5 mm
Maximum supply voltage (Vsup)1.9 V
Minimum supply voltage (Vsup)1.7 V
Nominal supply voltage (Vsup)1.8 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal formBALL
Terminal pitch1 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperatureNOT SPECIFIED
width15 mm
GS81302QT07/10/19/37E-318/300/250/200
165-Bump BGA
Commercial Temp
Industrial Temp
Features
• 2.0 clock Latency
• Simultaneous Read and Write SigmaQuad™ Interface
• JEDEC-standard pinout and package
• Dual Double Data Rate interface
• Byte Write controls sampled at data-in time
• Dual-Range On-Die Termination (ODT) on Data (D), Byte
Write (BW), and Clock (K, K) inputs
• Burst of 2 Read and Write
• 1.8 V +100/–100 mV core power supply
• 1.5 V or 1.8 V HSTL Interface
• Pipelined read operation
• Fully coherent read and write pipelines
• ZQ pin for programmable output drive strength
• Data Valid Pin (QVLD) Support
• IEEE 1149.1 JTAG-compliant Boundary Scan
• 165-bump, 15 mm x 17 mm, 1 mm bump pitch BGA package
• RoHS-compliant 165-bump BGA package available
144Mb SigmaQuad-II+
TM
Burst of 2 SRAM
318 MHz–200 MHz
1.8 V V
DD
1.8 V and 1.5 V I/O
are just one element in a family of low power, low voltage
HSTL I/O SRAMs designed to operate at the speeds needed to
implement economical high performance networking systems.
Clocking and Addressing Schemes
The GS81302QT07/10/19/37E SigmaQuad-II+ SRAMs are
synchronous devices. They employ two input register clock
inputs, K and K. K and K are independent single-ended clock
inputs, not differential inputs to a single differential clock input
buffer.
Each internal read and write operation in a SigmaQuad-II+ B2
RAM is two times wider than the device I/O bus. An input data
bus de-multiplexer is used to accumulate incoming data before
it is simultaneously written to the memory array. An output
data multiplexer is used to capture the data produced from a
single memory array read and then route it to the appropriate
output drivers as needed. Therefore the address field of a
SigmaQuad-II+ B2 RAM is always one address pin less than
the advertised index depth (e.g., the 16M x 8 has an 8M
addressable index).
SigmaQuad™ Family Overview
The GS81302QT07/10/19/37E are built in compliance with
the SigmaQuad-II+ SRAM pinout standard for Separate I/O
synchronous SRAMs. They are 150,994,944-bit (144Mb)
SRAMs. The GS81302QT07/10/19/37E SigmaQuad SRAMs
Parameter Synopsis
-318
tKHKH
tKHQV
3.145 ns
0.45 ns
-300
3.3 ns
0.45 ns
-250
4.0 ns
0.45 ns
-200
5.0 ns
0.45 ns
Rev: 1.00d 2/2012
1/28
© 2011, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Negative high voltage chip or solution
Hello everyone, due to recent demand, I need to use a chip with adjustable voltage output from -150V to -300V, and a few milliamperes of current. It would be best if it is an automotive-grade chip. Wh...
轩辕默殇 Power technology
Question: How to develop 16C554 driver on WinCE5.0 platform based on s3c2440?
Ask: How to develop 16C554 driver under WinCE5.0 platform of s3c2440? I have developed a simple 2x2 keyboard driver under WinCE. What reference materials should I use? Please recommend suitable books ...
archao Embedded System
A brief discussion on processes and threads
Communication between processes includes pipes (unnamed and named), message queues, shared memory, semaphores, signals, and sockets. Resource protection mechanisms between threads include: unnamed sem...
Jacktang DSP and ARM Processors
Light Sabers and Light Sabers Made with CPX
From:https://blog.adafruit.com/2019/09/18/new-guide-magical-cardboard-craft-obsidian-sword-with-cpx-makecode/ https://blog.adafruit.com/2019/09/17/icymi-python-snakes-its-way-to-the-stm32-serpente-and...
dcexpert MicroPython Open Source section
Frontier Silicon DAB/FM/AM Radio and CD Music Platform
Frontier Silicon's highly integrated, low-cost Mercury audio reference design makes it easy for manufacturers to integrate complete audio system functions into built-in stereo systems and CD clock rad...
JasonYoo Test/Measurement

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1367  2128  1486  2551  1741  28  43  30  52  36 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号