SV400M100A1FJ1636 datasheet, PDF

Datasheet> All Categories > Passive components> capacitor> SV400M100A1FJ1636

SV400M100A1FJ1636: DescriptionAluminum Electrolytic Capacitor, Polarized, Aluminum (wet), 400V, 20% +Tol, 20% -Tol, 100uF, Through Hole Mount, ROHS COMPLIANT; CategoryPassive components capacitor; File Size60KB，2 Pages; ManufacturerYAGEO; Websitehttp://www.yageo.com/; Environmental Compliance

Download Datasheet Parametric View All

SV400M100A1FJ1636 Overview

Aluminum Electrolytic Capacitor, Polarized, Aluminum (wet), 400V, 20% +Tol, 20% -Tol, 100uF, Through Hole Mount, ROHS COMPLIANT

SV400M100A1FJ1636 Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	YAGEO
package instruction	,
Reach Compliance Code	compliant
ECCN code	EAR99
capacitance	100 µF
Capacitor type	ALUMINUM ELECTROLYTIC CAPACITOR
dielectric materials	ALUMINUM (WET)
leakage current	2.41 mA
Manufacturer's serial number	SV
Installation features	THROUGH HOLE MOUNT
negative tolerance	20%
Number of terminals	2
Maximum operating temperature	105 °C
Minimum operating temperature	-25 °C
Package shape	CYLINDRICAL PACKAGE
method of packing	TAPE
polarity	POLARIZED
positive tolerance	20%
Rated (DC) voltage (URdc)	400 V
ripple current	540 mA
surface mount	NO
Delta tangent	0.2
Terminal shape	WIRE

Preview

Download Datasheet

View All

YAGEO CORPORATION

ALUMINUM ELECTROLYTIC CAPACITORS

Miniature Size Aluminum

Electrolytic Capacitors

[ For adapter and power supply applications

Series ]

105°C Single-Ended Lead Aluminum Electrolytic Capacitors For High Frequency Applications

ELECTRICAL CHARACTERISTICS

Operating Temperature : -40° ~ +105°C

Working Voltage :

160V

-25° ~ +105°C

450V

10 ~ 150µF

Rate Capacitance Range : 22 ~ 220µF

Capacitance Tolerance : -20 ~ +20%

DC Leakage Current (µA) : I = 0.06 CV + 10(µA)

whichever is greater.( After 2 minutes application of rated voltage at 25°C )

Dissipation Factor : at 120 Hz, 25°C

DESCRIPTION

Used in switching regulator applications in com-

puters. Especially for high frequency.

Low impedance and E.S.R., high permissible ripple

current at high frequency and higher operating

temperature (-40°C to +105°C).

WV (V) : 160

D.F (%) : 15

WV (V)

200

250

350

400

200

400

450

Impedance : Z - 25°C / Z + 20°C

Impedance : Z - 40°C / Z + 20°C

Load Life : After apply rated voltage with rated ripple current for 2000hrs at 105°C the capacitors

shall meet the following reuirements.

(a) Capacitance Change : Within 20% of Initial Value

(b) Dissipation Factor : Not Exceed 200% of Initial Requirement

Shelf Life : 1000 Hours, No Voltage Applied, at 105°C

(a) Capacitance Change : Within 20% of Initial Value

(b) Dissipation Factor : Not Exceed 200 % of Initial Requirement

Frequency(Hz)

120

500

10K~100K

Temperature(°C)

Factor

2.10

1.70

105

1.00

DIAGRAM OF DIMENSIONS

Rubber Stand-off

Dø

4.0

5.0

Rubber End Seal

Dimensions : mm

1.5

2.0

2.5

3.5

5.0

dø

0.45

0.5

Vinyl Sleeve

(P.V.C)

Rubber End Seal

Vinyl Sleeve

(P.V.C)

15Min.

5Min.

D 0.5

0.4Max.

15Min.

5Min.

D 0.5

6.0

8.0

10.0

12.0

13.0

16.0

18.0

22.0

F 0.5

0.6

7.5

10.0

0.8

Recommended Resources

voltage amplifier circuit

Thyristor AC switch circuit 3b

LA6510 audio IC amplifier circuit diagram

HM2068 CPU operating mode application circuit

Small battery charger with selectable charging time

LD168 audio voltage controlled karaoke 0K lantern lighting control circuit

Ask a question about CH340T: Ask a question: Does CH340T support WIN10?...; wufeijian Integrated technical exchanges

Verilog simulation is different from the book: [code] module shunxu(q0,q1,q2,clk,clr); output q0,q1,q2; input clk,clr; reg q0,q1,q2; reg[2:0] x,y; always @(posedge clk) begin if(clr) begin y='b000;x='b001;end else begin y=x; x={x[1:0],x[2]}; end q...; 常见泽1 FPGA/CPLD

Questions about using Verilog HDL language programming in IspLever Classic: The problem is this: I want to use Verilog HDL language in IspLever Classic to program the GAL16V8D chip, but the following error appears when creating the file: Schematic/Verilog HDL design entry is ...; eeleader-mcu FPGA/CPLD

stm32F107 +83848 100M can receive data but cannot send data: 107+83848 can send and receive in forced 10M mode, can receive data but cannot send data in forced 100M mode, and is the same in adaptive mode as in 100M mode. How to solve this problem?...; L_686 stm32/stm8

Network administrator's way out: I graduated from a junior college in law in 2004, and it was not easy to find a job. I was out there for a year, and then I trained as a network engineer in a training institution for a year. During t...; eeleader Talking about work

How to choose the power filter capacitor for Ku band: How to choose the power filter capacitor for Ku band It is a frequency doubling, with five different frequencies....; gongjl PCB Design

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components