EEWORLDEEWORLDEEWORLD

Part Number

Search

ASEV3-27MHZ-D-C-T

Description
CMOS Output Clock Oscillator, 27MHz Nom, ROHS COMPLIANT, HERMETIC SEALED, MINIATURE, CERAMIC, SMD, 4 PIN
CategoryPassive components    oscillator   
File Size972KB,3 Pages
ManufacturerAbracon
Websitehttp://www.abracon.com/index.htm
Environmental Compliance  
Download Datasheet Parametric View All

ASEV3-27MHZ-D-C-T Overview

CMOS Output Clock Oscillator, 27MHz Nom, ROHS COMPLIANT, HERMETIC SEALED, MINIATURE, CERAMIC, SMD, 4 PIN

ASEV3-27MHZ-D-C-T Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerAbracon
Reach Compliance Codecompliant
Other featuresTRI-STATE; TAPE AND REEL
Maximum control voltage1.8 V
Minimum control voltage
maximum descent time5 ns
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate80 ppm
frequency stability50%
Manufacturer's serial numberASEV
Installation featuresSURFACE MOUNT
Nominal operating frequency27 MHz
Maximum operating temperature60 °C
Minimum operating temperature-10 °C
Oscillator typeCMOS
Output load15 pF
physical size3.2mm x 2.5mm x 1.2mm
longest rise time5 ns
Nominal supply voltage1.8 V
surface mountYES
maximum symmetry60/40 %
CMOS SMD VCXO
ASEV Series
Moisture Sensitivity Level (MSL) – This product is
Hermetically Sealed and not Moisture Sensitive - MSL =
N/A: Not Applicable
Pb
RoHS
Compliant
3.2 x 2.5 x 0.9 mm
| | | | | | | | | | | | | |
|
FEATURES:
• Miniture ceremic package, Size: 3.2 x 2.5 x 0.9mm
• Low current consumption
• Wide pulling range
• CMOS output with Tri-state function
• Seam sealed package with high reliability
• IR Reflow capable
• Low supply voltage available
APPLICATIONS:
• Digital TV-tuner, Digital Video, DVD, DSC, etc.
STANDARD SPECIFICATIONS:
Parameters
F
req
u
e
ncy Rang
e
:
S
tanda
r
d F
req
u
e
ncy:
Operating Temperature:
S
to
r
ag
e
T
e
mp
er
atu
re
:
Overall Frequency Stability:
Supply Voltage (Vdd):
Cont
r
ol
V
oltag
e (V
c
)
:
Supply Current (I
dd
)
:
Output Load:
Output
Voltage:
P
ullab
i
l
i
ty:
Aging:
Minimum
1
.5
-10
-40
-100
3.135
Typical
-----
2
7
, 32.
7
6
8
, 54
-----
-----
-----
3.3
See
Tabl
e 1
See
Tabl
e 1
-----
-----
-----
See
Tabl
e 1
-----
-----
Maximum
54
+70
+8
5
+100
3.465
Units
MHz
MH z
°C
°
C
ppm
V
Notes
See options
See options
See options
V
OH
V
OL
-----
0.9*Vdd
-----
-5.0
-12.0
1
5
-----
0.1*Vdd
+5.0
+12.0
pF
V
V
ppm
CMO
S
S
ymm
e
t
r
y:
40
-----
60
%
Rise/Fall Time (Tr/Tf):
-----
3.0
5.0
ns
Phase Noise
(reference
only)*:
-----
-----
-125
dBC/Hz
*Note: Phase Noise
is
frequency dependent. e.g. for 12.288MHz, -125dBC/HZ max. @1kHz offset.
@+25°C First year
@+25°C
After 10
years
@1
/2
V
dd
@1kHz offset
Vdd
(V)
3.3
(STD)
2.8
2.5
1.8
Table 1
Supply Current
Vc
(mA) max.
(V)
13
+1.65±1.65
9
+1.40±1.40
7
+1.25±1.25
3
+0.90±0.90
Pullability
(ppm)
±100
±90
±80
±80
ABRACON IS
ISO9001:2008
CE RTIFIED
Revised: 05.10.12
30332
Esperanza,
Rancho
Santa
Margarita, California 92688
tel 949-546-8000
|
fax 949-546-8001
|
www.abracon.com
Visit www.abracon.com for Terms & Conditions of Sale
How to configure 6410 OTG to host?
How to configure 6410 OTG to host, how to modify the hardware, how to configure the software?...
lianjingen Embedded System
 Waveform Generator Implemented on SoPC
SoPC is a special embedded microprocessor system. First, it is a system on chip ( SOC ) , that is, a single chip completes the main logic functions of the entire system; second, it is a programmable s...
feifei DSP and ARM Processors
I want to learn about the s3c2410 board, but I don’t know how to connect it to the computer?
I have an s3c2410 board and want to learn it, but I don't know how to connect it to the computer? Please guide me, seniors! The interface of the board does not have a serial port (it may have a serial...
chenseawind Embedded System
k70 transplanted ucosiii, I am about to faint.
It always enters hardfault, but single stepping does not progress, which is very strange....
nanfanglao@163 NXP MCU
Ask about FPGA synthesis
An exam question, as shown in the picture. The top of the picture shows the basic structure of LE, and the bottom is a piece of VHDL code. The question is how many LEs are used after VHDL synthesis? W...
sagastone FPGA/CPLD
Some issues with 3D packaging
[i=s] This post was last edited by shaorc on 2019-4-22 16:54 [/i] [Ask if you don't understand] As shown in the figure below, I used AD2018 to draw a device of SOT23-3 package type. After drawing it, ...
shaorc PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2402  2575  2865  1685  2577  49  52  58  34  7 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号