EEWORLDEEWORLDEEWORLD

Part Number

Search

CDR35BX683BKNS

Description
Ceramic Capacitor, Multilayer, Ceramic, 100V, 10% +Tol, 10% -Tol, BX, 15% TC, 0.068uF, Surface Mount, 1825, CHIP
CategoryPassive components    capacitor   
File Size46KB,4 Pages
ManufacturerAVX
Download Datasheet Parametric View All

CDR35BX683BKNS Overview

Ceramic Capacitor, Multilayer, Ceramic, 100V, 10% +Tol, 10% -Tol, BX, 15% TC, 0.068uF, Surface Mount, 1825, CHIP

CDR35BX683BKNS Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerAVX
package instruction, 1825
Reach Compliance Codecompliant
ECCN codeEAR99
capacitance0.068 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high1.5 mm
JESD-609 codee4
length4.5 mm
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance10%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
Package formSMT
method of packingBULK
positive tolerance10%
Rated (DC) voltage (URdc)100 V
GuidelineMIL-PRF-55681/11
size code1825
surface mountYES
Temperature characteristic codeBX
Temperature Coefficient15% ppm/°C
Terminal surfaceSilver/Nickel/Gold (Ag/Ni/Au)
Terminal shapeWRAPAROUND
width6.4 mm
MIL-PRF-55681/Chips
Part Number Example
CDR31 thru CDR35
MILITARY DESIGNATION PER MIL-PRF-55681
Part Number Example
L
W
D
t
(example)
CDR31
BP
101
B
K
S
M
MIL Style
Voltage-temperature
Limits
T
Capacitance
Rated Voltage
Capacitance Tolerance
Termination Finish
Failure Rate
NOTE: Contact factory for availability of Termination and Tolerance Options for
Specific Part Numbers.
MIL Style:
CDR31, CDR32, CDR33, CDR34, CDR35
Voltage Temperature Limits:
BP = 0 ± 30 ppm/°C without voltage; 0 ± 30 ppm/°C with
rated voltage from -55°C to +125°C
BX = ±15% without voltage; +15 –25% with rated voltage
from -55°C to +125°C
Capacitance:
Two digit figures followed by multiplier
(number of zeros to be added) e.g., 101 = 100 pF
Rated Voltage:
A = 50V, B = 100V
Capacitance Tolerance:
B ± .10 pF, C ± .25 pF, D ± .5
pF, F ± 1%, J ± 5%, K ± 10%,
M ± 20%
Termination Finish:
M = Palladium Silver
N = Silver Nickel Gold
S = Solder-coated
Y = 100% Tin
U = Base Metallization/Barrier
Metal/Solder Coated*
W = Base Metallization/Barrier
Metal/Tinned (Tin or Tin/
Lead Alloy)
*Solder shall have a melting point of 200°C or less.
Failure Rate Level:
M = 1.0%, P = .1%, R = .01%,
S = .001%
Packaging:
Bulk is standard packaging. Tape and reel
per RS481 is available upon request.
CROSS REFERENCE: AVX/MIL-PRF-55681/CDR31 THRU CDR35
Per MIL-PRF-55681
(Metric Sizes)
CDR31
CDR32
CDR33
CDR34
CDR35
AVX
Style
0805
1206
1210
1812
1825
Length (L)
(mm)
2.00
3.20
3.20
4.50
4.50
Width (W)
(mm)
1.25
1.60
2.50
3.20
6.40
Thickness (T)
Max. (mm)
1.3
1.3
1.5
1.5
1.5
D
Min. (mm)
.50
Termination Band (t)
Max. (mm)
.70
.70
.70
.70
.70
Min. (mm)
.30
.30
.30
.30
.30
81
How to Make DSP Digital Oscillator Generate Phase-Shifted Sine Wave
There are many ways to generate digital phase-shifted signals. The traditional direct digital frequency synthesis (DDS) phase-shifting principle is to first digitize the sine wave signal and form a da...
Aguilera DSP and ARM Processors
Negative voltage chip recommendation
The original version uses HT7660 to convert +5V voltage to -5V voltage, but the load capacity is very poor. When connected to several op amps, the voltage drops greatly. Please recommend some +5V volt...
gxp790953623 Power technology
It's the most critical moment.
I haven't come back to check for a long time. Xin Xin has finished the test. I have learned the most critical part of C language. I have learned pointers and structures. It's really confusing. I have ...
zjjone1023 51mcu
Design and implementation of face recognition system based on DSP
With the rapid development of computer technology and pattern recognition and other related technologies, it has become possible to use today's advanced technology to develop security monitoring syste...
灞波儿奔 DSP and ARM Processors
Several points to note when designing quartz crystal PCB!
Author: shinewareAbout PCB layout [color=#3e3e3e] When designing the PCB layout, it is necessary to "(1) prevent negative resistance from decreasing" and "(2) prevent EMI problems". [/color] [color=#3...
ohahaha PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1868  1219  525  1835  49  38  25  11  37  1 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号