EEWORLDEEWORLDEEWORLD

Part Number

Search

IDT54FCT377CTDB

Description
D Flip-Flop, FCT Series, 1-Func, Positive Edge Triggered, 8-Bit, True Output, CMOS, CDIP20, CERAMIC, DIP-20
Categorylogic    logic   
File Size93KB,6 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric Compare View All

IDT54FCT377CTDB Overview

D Flip-Flop, FCT Series, 1-Func, Positive Edge Triggered, 8-Bit, True Output, CMOS, CDIP20, CERAMIC, DIP-20

IDT54FCT377CTDB Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerIDT (Integrated Device Technology)
Parts packaging codeDIP
package instructionDIP, DIP20,.3
Contacts20
Reach Compliance Codenot_compliant
Other featuresWITH HOLD MODE
seriesFCT
JESD-30 codeR-GDIP-T20
JESD-609 codee0
length25.3365 mm
Load capacitance (CL)50 pF
Logic integrated circuit typeD FLIP-FLOP
MaximumI(ol)0.032 A
Number of digits8
Number of functions1
Number of terminals20
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Output characteristics3-STATE
Output polarityTRUE
Package body materialCERAMIC, GLASS-SEALED
encapsulated codeDIP
Encapsulate equivalent codeDIP20,.3
Package shapeRECTANGULAR
Package formIN-LINE
Peak Reflow Temperature (Celsius)225
power supply5 V
Prop。Delay @ Nom-Sup5.5 ns
propagation delay (tpd)5.5 ns
Certification statusNot Qualified
Filter levelMIL-STD-883 Class B
Maximum seat height5.08 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelMILITARY
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperature20
Trigger typePOSITIVE EDGE
width7.62 mm
IDT54/74FCT377T/AT/CT/DT
FAST CMOS OCTAL D FLIP-FLOP WITH CLOCK ENABLE
MILITARY AND INDUSTRIAL TEMPERATURE RANGES
FAST CMOS OCTAL
D FLIP-FLOP WITH
CLOCK ENABLE
FEATURES:
IDT54/74FCT377T/AT/CT/DT
Std., A, C, and D grades
Low input and output leakage
1µA (max.)
CMOS power levels
True TTL input and output compatibility:
– V
OH
= 3.3V (typ.)
– V
OL
= 0.3V (typ.)
High Drive outputs (-15mA I
OH
, 48mA I
OL
)
Meets or exceeds JEDEC standard 18 specifications
Military product compliant to MIL-STD-883, Class B and DESC
listed (dual marked)
Power off disable outputs permit "live insertion"
Available in the following packages:
– Industrial: SOIC, QSOP
– Military: CERDIP, LCC
DESCRIPTION:
The IDT54/74FCT377T is an octal D flip-flop built using an advanced
dual metal CMOS technology. The IDT54/74FCT377T has eight edge-
triggered, D-type flip-flops with individual D inputs and O outputs. The
common buffered Clock (CP) input loads all flip-flops simultaneously when
the Clock Enable (CE) is low. The register is fully edge-triggered. The state
of each D input, one set-up time before the low-to-high clock transition, is
transferred to the corresponding flip-flop’s O output. The
CE
input must be
stable only one set-up time prior to the low-to-high transition for predictable
operation.
FUNCTIONAL BLOCK DIAGRAM
D
0
D
1
D
2
D
3
D
4
D
5
D
6
D
7
CE
D
CP
CP
Q
D
CP
Q
D
CP
Q
D
CP
Q
D
CP
Q
D
CP
Q
D
CP
Q
D
CP
Q
O
0
O
1
O
2
O
3
O
4
O
5
O
6
O
7
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
MILITARY AND INDUSTRIAL TEMPERATURE RANGES
1
JANUARY 2004
DSC-2630/9
© 2004 Integrated Device Technology, Inc.

IDT54FCT377CTDB Related Products

IDT54FCT377CTDB IDT54FCT377TDB IDT74FCT377DTSO IDT74FCT377DTQ IDT74FCT377ATSO IDT54FCT377TLB IDT54FCT377CTLB
Description D Flip-Flop, FCT Series, 1-Func, Positive Edge Triggered, 8-Bit, True Output, CMOS, CDIP20, CERAMIC, DIP-20 D Flip-Flop, FCT Series, 1-Func, Positive Edge Triggered, 8-Bit, True Output, CMOS, CDIP20, CERAMIC, DIP-20 D Flip-Flop, FCT Series, 1-Func, Positive Edge Triggered, 8-Bit, True Output, CMOS, PDSO20, SOIC-20 D Flip-Flop, FCT Series, 1-Func, Positive Edge Triggered, 8-Bit, True Output, CMOS, PDSO20, QSOP-20 D Flip-Flop, FCT Series, 1-Func, Positive Edge Triggered, 8-Bit, True Output, CMOS, PDSO20, SOIC-20 D Flip-Flop, FCT Series, 1-Func, Positive Edge Triggered, 8-Bit, True Output, CMOS, CQCC20, LCC-20 D Flip-Flop, FCT Series, 1-Func, Positive Edge Triggered, 8-Bit, True Output, CMOS, CQCC20, LCC-20
Is it Rohs certified? incompatible incompatible incompatible incompatible incompatible incompatible incompatible
Parts packaging code DIP DIP SOIC QSOP SOIC QLCC QLCC
package instruction DIP, DIP20,.3 DIP, DIP20,.3 SOP, SOP20,.4 SSOP, SSOP20,.25 SOP, SOP20,.4 QCCN, LCC20,.35SQ QCCN, LCC20,.35SQ
Contacts 20 20 20 20 20 20 20
Reach Compliance Code not_compliant _compli not_compliant not_compliant not_compliant not_compliant not_compliant
Other features WITH HOLD MODE WITH HOLD MODE WITH HOLD MODE WITH HOLD MODE WITH HOLD MODE WITH HOLD MODE WITH HOLD MODE
series FCT FCT FCT FCT FCT FCT FCT
JESD-30 code R-GDIP-T20 R-GDIP-T20 R-PDSO-G20 R-PDSO-G20 R-PDSO-G20 S-CQCC-N20 S-CQCC-N20
JESD-609 code e0 e0 e0 e0 e0 e0 e0
length 25.3365 mm 25.3365 mm 12.8 mm 8.6868 mm 12.8 mm 8.89 mm 8.89 mm
Load capacitance (CL) 50 pF 50 pF 50 pF 50 pF 50 pF 50 pF 50 pF
Logic integrated circuit type D FLIP-FLOP D FLIP-FLOP D FLIP-FLOP D FLIP-FLOP D FLIP-FLOP D FLIP-FLOP D FLIP-FLOP
MaximumI(ol) 0.032 A 0.032 A 0.048 A 0.048 A 0.048 A 0.032 A 0.032 A
Number of digits 8 8 8 8 8 8 8
Number of functions 1 1 1 1 1 1 1
Number of terminals 20 20 20 20 20 20 20
Maximum operating temperature 125 °C 125 °C 85 °C 85 °C 85 °C 125 °C 125 °C
Minimum operating temperature -55 °C -55 °C -40 °C -40 °C -40 °C -55 °C -55 °C
Output characteristics 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE
Output polarity TRUE TRUE TRUE TRUE TRUE TRUE TRUE
Package body material CERAMIC, GLASS-SEALED CERAMIC, GLASS-SEALED PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED
encapsulated code DIP DIP SOP SSOP SOP QCCN QCCN
Encapsulate equivalent code DIP20,.3 DIP20,.3 SOP20,.4 SSOP20,.25 SOP20,.4 LCC20,.35SQ LCC20,.35SQ
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR SQUARE SQUARE
Package form IN-LINE IN-LINE SMALL OUTLINE SMALL OUTLINE, SHRINK PITCH SMALL OUTLINE CHIP CARRIER CHIP CARRIER
Peak Reflow Temperature (Celsius) 225 NOT SPECIFIED 225 225 225 225 NOT SPECIFIED
power supply 5 V 5 V 5 V 5 V 5 V 5 V 5 V
propagation delay (tpd) 5.5 ns 15 ns 4.4 ns 4.4 ns 7.2 ns 15 ns 5.5 ns
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Maximum seat height 5.08 mm 5.08 mm 2.6416 mm 1.7272 mm 2.6416 mm 2.54 mm 2.54 mm
Maximum supply voltage (Vsup) 5.5 V 5.5 V 5.25 V 5.25 V 5.25 V 5.5 V 5.5 V
Minimum supply voltage (Vsup) 4.5 V 4.5 V 4.75 V 4.75 V 4.75 V 4.5 V 4.5 V
Nominal supply voltage (Vsup) 5 V 5 V 5 V 5 V 5 V 5 V 5 V
surface mount NO NO YES YES YES YES YES
technology CMOS CMOS CMOS CMOS CMOS CMOS CMOS
Temperature level MILITARY MILITARY INDUSTRIAL INDUSTRIAL INDUSTRIAL MILITARY MILITARY
Terminal surface Tin/Lead (Sn/Pb) Tin/Lead (Sn63Pb37) Tin/Lead (Sn85Pb15) Tin/Lead (Sn85Pb15) Tin/Lead (Sn85Pb15) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb)
Terminal form THROUGH-HOLE THROUGH-HOLE GULL WING GULL WING GULL WING NO LEAD NO LEAD
Terminal pitch 2.54 mm 2.54 mm 1.27 mm 0.635 mm 1.27 mm 1.27 mm 1.27 mm
Terminal location DUAL DUAL DUAL DUAL DUAL QUAD QUAD
Maximum time at peak reflow temperature 20 NOT SPECIFIED 30 30 30 30 NOT SPECIFIED
Trigger type POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE
width 7.62 mm 7.62 mm 7.5 mm 3.937 mm 7.5 mm 8.89 mm 8.89 mm
Maker IDT (Integrated Device Technology) - - - IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology)
Prop。Delay @ Nom-Sup 5.5 ns - 4.4 ns 4.4 ns 7.2 ns 15 ns 5.5 ns
Filter level MIL-STD-883 Class B MIL-STD-883 Class B - - - MIL-STD-883 Class B MIL-STD-883 Class B
Chinese version of TI's TCP/IP protocol stack--NDK
This is the network protocol stack used in the video encoder with TI's DM642. The source code is available for download on TI's official website. There are also some technical documents about NDK on W...
Jacktang DSP and ARM Processors
Purgatory Legend-PS2 Interface War
Purgatory Legend-PS2 Interface War...
雷北城 FPGA/CPLD
[Data] Detailed explanation of KeilC51 usage V1.0
[u][size=2][color=blue][b]Detailed Introduction to KeilC51 V1.0 [/b][/color][/size][/u][color=magenta]Chapter 1 Basic Knowledge of Keil C51 Development SystemChapter 2 Detailed Introduction to Keil C5...
SuperStar515 51mcu
Battery voltage AD sampling is unstable
I have a handheld device, which needs AD sampling of battery voltage. Now I find that my AD sampling is very unstable. I sampled 10 times in a row and removed the maximum and minimum values to get the...
feifei985421 Embedded System
OV9650 register settings --- reverse the image left and right --- high score
I have the ov9650cmos camera driver for miniarm2440 from Friendly Arm. I want to display the image upside down. I can't explain it, just like looking in a mirror. ,{0x18,0xc6},{0x17,0x26},{0x32,0xad},...
ubrownie Embedded System
Problems with driving FET with MSP430
I installed ccs6 today. After installing it, when I burned it to the board, an error message appeared: Error initializing emulator: Interface Communication error. Then I saw a prompt in the device man...
PuesueDream Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1606  2610  230  2265  1740  33  53  5  46  36 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号