EEWORLDEEWORLDEEWORLD

Part Number

Search

BD14010STU_NL

Description
Power Bipolar Transistor, 1.5A I(C), 80V V(BR)CEO, 1-Element, PNP, Silicon, TO-126, Plastic/Epoxy, 3 Pin,
CategoryDiscrete semiconductor    The transistor   
File Size41KB,4 Pages
ManufacturerFairchild
Websitehttp://www.fairchildsemi.com/
Environmental Compliance
Download Datasheet Parametric View All

BD14010STU_NL Overview

Power Bipolar Transistor, 1.5A I(C), 80V V(BR)CEO, 1-Element, PNP, Silicon, TO-126, Plastic/Epoxy, 3 Pin,

BD14010STU_NL Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerFairchild
package instructionFLANGE MOUNT, R-PSFM-T3
Reach Compliance Codecompliant
ECCN codeEAR99
Maximum collector current (IC)1.5 A
Collector-emitter maximum voltage80 V
ConfigurationSINGLE
Minimum DC current gain (hFE)63
JEDEC-95 codeTO-126
JESD-30 codeR-PSFM-T3
JESD-609 codee3
Number of components1
Number of terminals3
Package body materialPLASTIC/EPOXY
Package shapeRECTANGULAR
Package formFLANGE MOUNT
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Polarity/channel typePNP
Certification statusNot Qualified
surface mountNO
Terminal surfaceMatte Tin (Sn)
Terminal formTHROUGH-HOLE
Terminal locationSINGLE
Maximum time at peak reflow temperatureNOT SPECIFIED
transistor applicationsSWITCHING
Transistor component materialsSILICON

BD14010STU_NL Preview

BD136/138/140
BD136/138/140
Medium Power Linear and Switching
Applications
• Complement to BD135, BD137 and BD139 respectively
1
TO-126
2.Collector
3.Base
1. Emitter
PNP Epitaxial Silicon Transistor
Absolute Maximum Ratings
T
C
=25°C unless otherwise noted
Symbol
V
CBO
Collector-Base Voltage
Parameter
: BD136
: BD138
: BD140
: BD136
: BD138
: BD140
Value
- 45
- 60
- 80
- 45
- 60
- 80
-5
- 1.5
- 3.0
- 0.5
12.5
1.25
150
- 55 ~ 150
Units
V
V
V
V
V
V
V
A
A
A
W
W
°C
°C
V
CEO
Collector-Emitter Voltage
V
EBO
I
C
I
CP
I
B
P
C
P
C
T
J
T
STG
Emitter-Base Voltage
Collector Current (DC)
Collector Current (Pulse)
Base Current
Collector Dissipation (T
C
=25°C)
Collector Dissipation (T
a
=25°C)
Junction Temperature
Storage Temperature
Electrical Characteristics
T
C
=25°C unless otherwise noted
Symbol
V
CEO
(sus)
Parameter
* Collector-Emitter Sustaining Voltage
: BD136
: BD138
: BD140
Collector Cut-off Current
Emitter Cut-off Current
* DC Current Gain
Test Condition
I
C
= - 30mA, I
B
= 0
Min.
- 45
- 60
- 80
- 0.1
- 10
25
25
40
Typ.
Max.
Units
V
V
V
µA
µA
I
CBO
I
EBO
h
FE1
h
FE2
h
FE3
V
CE
(sat)
V
BE
(on)
V
CB
= - 30V, I
E
= 0
V
EB
= - 5V, I
C
= 0
V
CE
= - 2V, I
C
= - 5mA
V
CE
= - 2V, I
C
= - 0.5A
V
CE
= - 2V, I
C
= - 150mA
I
C
= - 500mA, I
B
= - 50mA
V
CE
= - 2V, I
C
= - 0.5A
250
- 0.5
-1
V
V
* Collector-Emitter Saturation Voltage
* Base-Emitter ON Voltage
* Pulse Test: PW=350µs, duty Cycle=2% Pulsed
h
FE
Classificntion
Classification
h
FE3
6
40 ~ 100
10
63 ~ 160
16
100 ~ 250
©2000 Fairchild Semiconductor International
Rev. A, February 2000
BD136/138/140
Typical Characteristics
100
90
80
-500
V
CE
(sat)[mV], SATURATION VOLTAGE
V
CE
= -2V
-450
-400
-350
-300
-250
-200
-150
-100
-50
-0
-1E-3
h
FE
, DC CURRENT GAIN
70
60
50
40
30
20
10
0
-10
I
C
= 20 I
B
-0.01
-0.1
-1
I
C
= 10
I
B
-100
-1000
-10
I
C
[mA], COLLECTOR CURRENT
I
C
[A], COLLECTOR CURRENT
Figure 1. DC current Gain
Figure 2. Collector-Emitter Saturation Voltage
-1.1
-10
V
BE
[V], BASE-EMITTER VOLTAGE
-1.0
-0.9
-0.8
-0.7
-0.6
-0.5
-0.4
-0.3
-0.2
-0.1
-1E-3
-0.01
-0.01
-0.1
-1
-10
-1
I
C
[A], COLLECTOR CURRENT
t)
(sa
V
BE
0 I
B
1
I
C
=
)
(on V
V
BE
5
=-
V
CE
I
C
MAX. (Pulsed)
I
C
MAX. (Continuous)
1 ms
-1
10us
0u
10
s
DC
-0.1
BD140
BD136
BD138
-10
-100
I
C
[A], COLLECTOR CURRENT
V
CE
[V], COLLECTOR-EMITTER VOLTAGE
Figure 3. Base-Emitter Voltage
Figure 4. Safe Operating Area
20.0
17.5
P
C
[W], POWER DISSIPATION
15.0
12.5
10.0
7.5
5.0
2.5
0.0
0
25
50
o
75
100
125
150
175
T
C
[ C], CASE TEMPERATURE
Figure 5. Power Derating
©2000 Fairchild Semiconductor International
Rev. A, February 2000
BD136/138/140
Package Demensions
TO-126
±0.10
3.90
8.00
±0.30
3.25
±0.20
14.20MAX
ø3.20
±0.10
11.00
±0.20
(1.00)
0.75
±0.10
1.60
±0.10
0.75
±0.10
±0.30
(0.50)
1.75
±0.20
#1
2.28TYP
[2.28±0.20]
2.28TYP
[2.28±0.20]
13.06
16.10
±0.20
0.50
–0.05
+0.10
Dimensions in Millimeters
©2000 Fairchild Semiconductor International
Rev. A, February 2000
TRADEMARKS
The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is
not intended to be an exhaustive list of all such trademarks.
ACEx™
Bottomless™
CoolFET™
CROSSVOLT™
E
2
CMOS™
FACT™
FACT Quiet Series™
FAST
®
FASTr™
GTO™
DISCLAIMER
HiSeC™
ISOPLANAR™
MICROWIRE™
POP™
PowerTrench
®
QFET™
QS™
Quiet Series™
SuperSOT™-3
SuperSOT™-6
SuperSOT™-8
SyncFET™
TinyLogic™
UHC™
VCX™
FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY
PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY
LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN;
NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.
LIFE SUPPORT POLICY
FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR
INTERNATIONAL.
As used herein:
1. Life support devices or systems are devices or systems
which, (a) are intended for surgical implant into the body,
or (b) support or sustain life, or (c) whose failure to perform
when properly used in accordance with instructions for use
provided in the labeling, can be reasonably expected to
result in significant injury to the user.
2. A critical component is any component of a life support
device or system whose failure to perform can be
reasonably expected to cause the failure of the life support
device or system, or to affect its safety or effectiveness.
PRODUCT STATUS DEFINITIONS
Definition of Terms
Datasheet Identification
Advance Information
Product Status
Formative or In
Design
First Production
Definition
This datasheet contains the design specifications for
product development. Specifications may change in
any manner without notice.
This datasheet contains preliminary data, and
supplementary data will be published at a later date.
Fairchild Semiconductor reserves the right to make
changes at any time without notice in order to improve
design.
This datasheet contains final specifications. Fairchild
Semiconductor reserves the right to make changes at
any time without notice in order to improve design.
This datasheet contains specifications on a product
that has been discontinued by Fairchild semiconductor.
The datasheet is printed for reference information only.
Preliminary
No Identification Needed
Full Production
Obsolete
Not In Production
©2000 Fairchild Semiconductor International
Rev. E
EEWORLD University Hall----New record in the solar system: German robot solves Rubik's Cube in 0.887 seconds
New record in the solar system: German robot solves Rubik's Cube in 0.887 seconds : https://training.eeworld.com.cn/course/3551? We have all played with the Rubik's Cube. How long does it take you to ...
phantom7 Robotics Development
How to add a USB hard drive
I have a USB hard drive that I want to use in my computer, but I don't know how to use it....
amork2007 Embedded System
MicroPython major historical versions
MicroPython major historical versions1.0,2014-5-4 1.1,2014-6-13 1.2,2014-7-14 1.3,2014-8-13 1.4,2015-3-30 1.5,2015-8-21 1.6,2016-2-1 1.7,2016-4-11 1.8,2016-5-4 1.9,2017-5-26 1.10,2019-1-25 1.11,2019-5...
dcexpert MicroPython Open Source section
Design issues on high frequency power amplifier
I hope someone can give me some advice on how to make a high frequency power amplifier. The specifications are as follows:[/color][/font] [font=lucida Grande, Verdana, Microsoft YaHei][color=#000000]O...
fanyan123 Analog electronics
Hello, second half of 2020
In a blink of an eye, half a year has passed in 2020~ Today my sister-in-law complained that I have been at home directly from winter vacation to summer vacation, and have been washing dishes at home ...
okhxyyo Talking
SignalTap II integrated assign statement problem
[size=14px]I directly input the crystal oscillator clock signal clk into the FPGA and use the statement assign clk_out = clk to output it to other ICs for use. When simulating with signaltap II, I can...
平漂流 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1520  156  2112  2231  620  31  4  43  45  13 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号