Important notice
Dear Customer,
On 7 February 2017 the former NXP Standard Product business became a new company with the
tradename
Nexperia.
Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS
semiconductors with its focus on the automotive, industrial, computing, consumer and wearable
application markets
In data sheets and application notes which still contain NXP or Philips Semiconductors references, use
the references to Nexperia, as shown below.
Instead of http://www.nxp.com, http://www.philips.com/ or http://www.semiconductors.philips.com/,
use
http://www.nexperia.com
Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use
salesaddresses@nexperia.com
(email)
Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on
the version, as shown below:
- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights
reserved
Should be replaced with:
-
© Nexperia B.V. (year). All rights reserved.
If you have any questions related to the data sheet, please contact our nearest sales office via e-mail
or telephone (details via
salesaddresses@nexperia.com).
Thank you for your cooperation and
understanding,
Kind regards,
Team Nexperia
74HC365-Q100; 74HCT365-Q100
Hex buffer/line driver; 3-state
Rev. 1 — 2 August 2012
Product data sheet
1. General description
The 74HC365-Q100; 74HC365-Q100 is a hex buffer/line driver with 3-state outputs
controlled by the output enable inputs (OEn). A HIGH on OEn causes the outputs to
assume a high impedance OFF-state. Inputs include clamp diodes. This enables the use
of current limiting resistors to interface inputs to voltages in excess of V
CC
.
The 74HC365-Q100; 74HCT365-Q100 is functionally identical to:
•
74HC366-Q100; 74HCT366-Q100, but has non-inverting outputs
This product has been qualified to the Automotive Electronics Council (AEC) standard
Q100 (Grade 1) and is suitable for use in automotive applications.
2. Features and benefits
Automotive product qualification in accordance with AEC-Q100 (Grade 1)
Specified from
40 C
to +85
C
and from
40 C
to +125
C
Inverting outputs
Input levels:
For 74HC365-Q100: CMOS level
For 74HC365-Q100: TTL level
Complies with JEDEC standard no. 7A
ESD protection:
MIL-STD-883, method 3015 exceeds 2000 V
HBM JESD22-A114F exceeds 2000 V
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0
)
Multiple package options
NXP Semiconductors
74HC365-Q100; 74HCT365-Q100
Hex buffer/line driver; 3-state
3. Ordering information
Table 1.
Ordering information
Package
Temperature range Name
74HC365-Q100
74HC365D-Q100
74HC365PW-Q100
74HCT365-Q100
74HCT365D-Q100
40 C
to +125
C
SO16
plastic small outline package; 16 leads; body width 3.9 SOT109-1
mm
SOT403-1
40 C
to +125
C
40 C
to +125
C
SO16
plastic small outline package; 16 leads; body width 3.9 SOT109-1
mm
SOT403-1
Description
Version
Type number
TSSOP16 plastic thin shrink small outline package; 16 leads;
body width 4.4 mm
74HCT365PW-Q100
40 C
to +125
C
TSSOP16 plastic thin shrink small outline package; 16 leads;
body width 4.4 mm
4. Functional diagram
$
$
$
$
$
$
<
<
<
<
<
<
$
$
$
$
$
$
<
<
<
<
<
<
(1
DDD
2(
2(
DDD
2(
2(
DDD
Fig 1.
Functional diagram
Fig 2.
Logic symbol
Fig 3.
IEC logic symbol
74HC_HCT365_Q100
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2012. All rights reserved.
Product data sheet
Rev. 1 — 2 August 2012
2 of 19
NXP Semiconductors
74HC365-Q100; 74HCT365-Q100
Hex buffer/line driver; 3-state
EXIIHUOLQH GULYHU
$
9
&&
<
2(
2(
$
$
$
$
$
EXIIHUOLQH GULYHU
EXIIHUOLQH GULYHU
EXIIHUOLQH GULYHU
EXIIHUOLQH GULYHU
EXIIHUOLQH GULYHU
*1'
<
<
<
<
<
DDD
Fig 4.
Logic diagram
5. Pinning information
5.1 Pinning
+&4
+&74
2(
$
<
$
<
$
<
*1'
DDD
9
&&
2(
$
<
$
<
$
<
Fig 5.
Pin configuration
74HC_HCT365_Q100
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2012. All rights reserved.
Product data sheet
Rev. 1 — 2 August 2012
3 of 19
NXP Semiconductors
74HC365-Q100; 74HCT365-Q100
Hex buffer/line driver; 3-state
5.2 Pin description
Table 2.
Symbol
OE1
1A
1Y
2A
2Y
3A
3Y
GND
4Y
4A
5Y
5A
6Y
6A
OE2
V
CC
Pin description
Pin
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
Description
output enable input 1 (active LOW)
data input 1
data output 1
data input 2
data output 2
data input 3
data output 3
ground (0 V)
data output 4
data input 4
data output 5
data input 5
data output 6
data input 6
output enable input 2 (active LOW)
supply voltage
6. Functional description
Table 3.
Control
OE1
L
L
X
H
[1]
H = HIGH voltage level;
L = LOW voltage level;
X = don’t care;
Z = high-impedance OFF-state.
Function table
[1]
Input
OE2
L
L
H
X
nA
L
H
X
X
Output
nY
L
H
Z
Z
74HC_HCT365_Q100
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2012. All rights reserved.
Product data sheet
Rev. 1 — 2 August 2012
4 of 19
Microcontroller MCU
京公网安备 11010802033920号
EEWORLD
