EEWORLDEEWORLDEEWORLD

Part Number

Search

CC0402MCY5V5BB474

Description
Ceramic Capacitor, Multilayer, Ceramic, 6.3V, 20% +Tol, 20% -Tol, Y5V, -82/+22% TC, 0.47uF, Surface Mount, 0402, CHIP, HALOGEN FREE AND ROHS COMPLIANT
CategoryPassive components    capacitor   
File Size349KB,14 Pages
ManufacturerYAGEO
Websitehttp://www.yageo.com/
Environmental Compliance  
Download Datasheet Parametric View All

CC0402MCY5V5BB474 Overview

Ceramic Capacitor, Multilayer, Ceramic, 6.3V, 20% +Tol, 20% -Tol, Y5V, -82/+22% TC, 0.47uF, Surface Mount, 0402, CHIP, HALOGEN FREE AND ROHS COMPLIANT

CC0402MCY5V5BB474 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerYAGEO
package instruction, 0402
Reach Compliance Codecompliant
ECCN codeEAR99
capacitance0.47 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high0.5 mm
JESD-609 codee3
length1 mm
Manufacturer's serial numberY5V
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance20%
Number of terminals2
Maximum operating temperature85 °C
Minimum operating temperature-30 °C
Package shapeRECTANGULAR PACKAGE
Package formSMT
method of packingBULK
positive tolerance20%
Rated (DC) voltage (URdc)6.3 V
seriesSIZE(Y5V)
size code0402
surface mountYES
Temperature characteristic codeY5V
Temperature Coefficient-82/+22% ppm/°C
Terminal surfaceMatte Tin (Sn) - with Nickel (Ni) barrier
Terminal shapeWRAPAROUND
width0.5 mm
DATA SHEET
SURFACE-MOUNT CERAMIC
MULTILAYER CAPACITORS
General purpose & High capacitance
Class 2, Y5V
6.3 V TO 50 V
10 nF to 47 µF
RoHS compliant & Halogen Free
Product Specification – Feb 04, 2010 V.2
The leader has said that Japanese chips should not be used in the future.
The manager came back from the meeting and told us that the leader had said that Japanese chips should not be used in the future, and the ones currently in use should be replaced as much as possible, ...
虚V界 Talking about work
FPGA Three Kingdoms
The three mainstream FPGA manufacturers Xilinx, Altera and Lattice and their products are introduced in detail.The article is professionally written and interesting, it is a good article to understand...
wstt FPGA/CPLD
Classic or flawed?
I often see two capacitors connected in parallel near the power input pin of an IC, usually 1uf and 0.1uf, but I think this can be improved. It is better to change it to 1uf and 0.01uf. It is best if ...
xinli Analog electronics
2008 Guangxi University Student Electronic Design Competition officially begins
[i=s]This post was last edited by paulhyde on 2014-9-15 09:45[/i] The second phase of the electronic design competition will start at 8:00 am on September 19, 2008 and end at 20:00 pm on September 22,...
maker Electronics Design Contest
I am offering a reward to find a DSP expert with sufficient skills to be my mentor. It will be paid.
Reward post, asking for help from the big guys hidden in the forum, is there any big guy who has a sufficient level of DSP and can teach and solve related problems? It is equivalent to hiring a master...
Twisth DSP and ARM Processors
You can no longer apply for a chip like before
In the past, applying for chips from TI was smooth sailing, but now the rules have changed. You must have a school email address, but our school email address is not allowed to be registered by studen...
樊旭超 Talking

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2717  585  1568  1784  2138  55  12  32  36  44 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号