EEWORLDEEWORLDEEWORLD

Part Number

Search

5962F9568901VEX

Description
QUAD LINE RECEIVER, CDIP16, SIDE BRAZED, CERAMIC, DIP-16
CategoryAnalog mixed-signal IC    Drivers and interfaces   
File Size73KB,4 Pages
ManufacturerRenesas Electronics Corporation
Websitehttps://www.renesas.com/
Download Datasheet Parametric Compare View All

5962F9568901VEX Overview

QUAD LINE RECEIVER, CDIP16, SIDE BRAZED, CERAMIC, DIP-16

5962F9568901VEX Parametric

Parameter NameAttribute value
MakerRenesas Electronics Corporation
Parts packaging codeDIP
package instructionDIP,
Contacts16
Reach Compliance Codecompliant
ECCN codeEAR99
Input propertiesDIFFERENTIAL SCHMITT TRIGGER
Interface integrated circuit typeLINE RECEIVER
Interface standardsEIA-422
JESD-30 codeR-CDIP-T16
Number of functions4
Number of terminals16
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDIP
Package shapeRECTANGULAR
Package formIN-LINE
Certification statusNot Qualified
Number of receiver bits4
Filter levelMIL-PRF-38535 Class V
Maximum seat height5.08 mm
Nominal supply voltage5 V
surface mountNO
technologyCMOS
Temperature levelMILITARY
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
total dose300k Rad(Si) V
width7.62 mm
HS-26C32RH
TM
Data Sheet
August 2000
File Number
3402.3
Radiation Hardened Quad Differential Line
Receiver
The Intersil HS-26C32RH is a differential line receiver
designed for digital data transmission over balanced lines
and meets the requirements of EIA Standard RS-422.
Radiation hardened CMOS processing assures low power
consumption, high speed, and reliable operation in the most
severe radiation environments.
The HS-26C32RH has an input sensitivity typically of 200mV
over the common mode input voltage range of
±7V.
The
receivers are also equipped with input fail safe circuitry,
which causes the outputs to go to a logic “1” when the inputs
are open. Enable and Disable functions are common to all
four receivers.
Specifications for Rad Hard QML devices are controlled
by the Defense Supply Center in Columbus (DSCC). The
SMD numbers listed here must be used when ordering.
Detailed Electrical Specifications for these devices are
contained in SMD 5962-95689. A “hot-link” is provided
on our homepage for downloading.
www.intersil.com/spacedefense/space.asp
Features
• Electrically Screened to SMD # 5962-95689
• QML Qualified per MIL-PRF-38535 Requirements
• 1.2 Micron Radiation Hardened CMOS
- Total Dose. . . . . . . . . . . . . . . . . . . . . 300 krad(Si) (Max)
• Latchup Free
• EIA RS-422 Compatible Inputs
• CMOS Compatible Outputs
• Input Fail Safe Circuitry
• High Impedance Inputs when Disabled or Powered Down
• Low Power Dissipation 138mW Standby (Max)
• Single 5V Supply
• Full -55
o
C to 125
o
C Military Temperature Range
Pinouts
HS1-26C32RH 16 LEAD CERAMIC SIDEBRAZE DIP
MIL-STD-1835: CDIP2-T16
TOP VIEW
AIN 1
16 VDD
15 BIN
14 BIN
13 BOUT
12 ENABLE
11 DOUT
10 DIN
9 DIN
Ordering Information
ORDERING NO.
5962F9568901QEC
5962F9568901QXC
5962F9568901V9A
5962F9568901VEC
5962F9568901VXC
INTERNAL MKT. NO.
HS1-26C32RH-8
HS9-26C32RH-8
HS0-26C32RH-Q
HS1-26C32RH-Q
HS9-26C32RH-Q
TEMP. RANGE
(
o
C)
-55 to 125
-55 to 125
25
-55 to 125
-55 to 125
-55 to 125
-55 to 125
AIN
AIN 2
AOUT 3
ENABLE 4
COUT 5
CIN 6
CIN 7
GND 8
HS1-26C32RH/PROTO HS1-26C32RH/PROTO
HS9-26C32RH/PROTO HS9-26C32RH/PROTO
HS9-26C32RH 16 LEAD FLATPACK
MIL-STD-1835: CDFP4-F16
TOP VIEW
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
VDD
BIN
BIN
BOUT
ENABLE
DOUT
DIN
DIN
Logic Diagram
ENABLE
ENABLE DIN DIN
CIN CIN
BIN BIN
AIN AIN
AIN
AOUT
ENABLE
COUT
CIN
CIN
+
-
+
-
+
-
+
-
GND
DOUT
COUT
BOUT
AOUT
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143
|
Intersil and Design is a trademark of Intersil Corporation.
|
Copyright © Intersil Corporation 2000

5962F9568901VEX Related Products

5962F9568901VEX 5962F9568901QEX 5962F9568901QXX 5962F9568901VXX
Description QUAD LINE RECEIVER, CDIP16, SIDE BRAZED, CERAMIC, DIP-16 QUAD LINE RECEIVER, CDIP16, SIDE BRAZED, CERAMIC, DIP-16 QUAD LINE RECEIVER, CDFP16, CERAMIC, DFP-16 QUAD LINE RECEIVER, CDFP16, CERAMIC, DFP-16
Maker Renesas Electronics Corporation Renesas Electronics Corporation Renesas Electronics Corporation Renesas Electronics Corporation
Parts packaging code DIP DIP DFP DFP
package instruction DIP, DIP, DFP, DFP,
Contacts 16 16 16 16
Reach Compliance Code compliant compliant compliant compliant
ECCN code EAR99 EAR99 EAR99 EAR99
Input properties DIFFERENTIAL SCHMITT TRIGGER DIFFERENTIAL SCHMITT TRIGGER DIFFERENTIAL SCHMITT TRIGGER DIFFERENTIAL SCHMITT TRIGGER
Interface integrated circuit type LINE RECEIVER LINE RECEIVER LINE RECEIVER LINE RECEIVER
Interface standards EIA-422 EIA-422 EIA-422 EIA-422
JESD-30 code R-CDIP-T16 R-CDIP-T16 R-CDFP-F16 R-CDFP-F16
Number of functions 4 4 4 4
Number of terminals 16 16 16 16
Maximum operating temperature 125 °C 125 °C 125 °C 125 °C
Minimum operating temperature -55 °C -55 °C -55 °C -55 °C
Package body material CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED
encapsulated code DIP DIP DFP DFP
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form IN-LINE IN-LINE FLATPACK FLATPACK
Certification status Not Qualified Not Qualified Not Qualified Not Qualified
Number of receiver bits 4 4 4 4
Filter level MIL-PRF-38535 Class V MIL-PRF-38535 Class Q MIL-PRF-38535 Class Q MIL-PRF-38535 Class V
Maximum seat height 5.08 mm 5.08 mm 2.92 mm 2.92 mm
Nominal supply voltage 5 V 5 V 5 V 5 V
surface mount NO NO YES YES
technology CMOS CMOS CMOS CMOS
Temperature level MILITARY MILITARY MILITARY MILITARY
Terminal form THROUGH-HOLE THROUGH-HOLE FLAT FLAT
Terminal pitch 2.54 mm 2.54 mm 1.27 mm 1.27 mm
Terminal location DUAL DUAL DUAL DUAL
total dose 300k Rad(Si) V 300k Rad(Si) V 300k Rad(Si) V 300k Rad(Si) V
width 7.62 mm 7.62 mm 6.73 mm 6.73 mm
Almost all of Shanghai was wiped out
[i=s]This post was last edited by paulhyde on 2014-9-15 03:03[/i] [align=left][color=rgb(0,0,0)] [b] [color=#ff0000]List of candidates from Shanghai Division participating in the national retest[/colo...
从容一生 Electronics Design Contest
Can CE directly access SQL on PC?
Can CE directly access SQL on PC? Could you please give me some advice and ideas?...
liuzhouhu Embedded System
A NI engineer with ten years of programming experience
When I started typing this sentence, I had been using LabVIEW for 7 years. In 7 years, even if you are not very talented, you can still accumulate a lot of experience for reference. So I plan to use m...
水牛 Test/Measurement
New elements of enhanced processors: the first scalable processing platform Zynq-7000 is launched
Shenzhen, China, March 2 , 2011 - Xilinx, Inc. (NASDAQ:XLNX), a global programmable platform leader, announced the launch of the industry's first scalable processing platform, the Zynqseries, designed...
sharley FPGA/CPLD
How to implement deepcopy of MicroPython
Dear masters,Please tell me how to implement deepcopy in python in micropython....
hxp2 MicroPython Open Source section
IAR 5.2 External Interrupts
Hey guys, please help me with a program. I am using the IAR5.2 compiler and I don't know how to write an external interrupt. I don't know if it works this way. Also, how do I add it when starting the ...
阿万 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 195  300  2859  1341  183  4  7  58  27  43 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号