EEWORLDEEWORLDEEWORLD

Part Number

Search

D5623ZOV140RA0R1

Description
Varistor, 18V, 0.1J, Through Hole Mount
CategoryPassive components    The resistor   
File Size54KB,1 Pages
ManufacturerMaida Development Company
Download Datasheet Parametric View All

D5623ZOV140RA0R1 Overview

Varistor, 18V, 0.1J, Through Hole Mount

D5623ZOV140RA0R1 Parametric

Parameter NameAttribute value
MakerMaida Development Company
package instruction,
Reach Compliance Codecompliant
ECCN codeEAR99
Circuit maximum DC voltage18 V
Circuit RMS maximum voltage14 V
Maximum energy absorption capacity0.1 J
JESD-609 codee3
Manufacturer's serial numberD
Installation featuresTHROUGH HOLE MOUNT
Number of terminals2
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package shapeDISK PACKAGE
Resistor typeVARISTOR
surface mountNO
Terminal surfaceTIN
Terminal locationRADIAL
Terminal shapeWIRE
A DMA problem, experts come to take a look, thanks
There is a development board with an FPGA on it. There is a FIFO in the FPGA. Now DMA is used to transfer the data in the FIFO to the memory. The tool currently used is DS. If the FIFO is 1K in size, ...
sunxinyu Embedded System
createdialog no wm_command message
When creating a dialog from the same template, using dialogbox, everything works fine. However, when creating a dialog using createdialog, there is only WM_INITDIALOG in the callback, but no WM_COMMAN...
宝剑出鞘 Embedded System
The problem has been found! STM32 made a 485 communication, but it turned out to be a ghost! Please help me find the ghost!!!
[i=s] This post was last edited by Xiaoyue on 2016-11-23 10:44 [/i] Let me explain the cause of the problem: There is a frequency detection circuit in the board that detects the 50Hz industrial freque...
小跃同学 stm32/stm8
Using FPGA to measure time interval with high accuracy
Hello everyone, I would like to ask, has anyone used FPGA to make high-precision time measurements, with time intervals of 0.1ns or 10ps? I have seen literature showing that someone used FPGA to achie...
cqr FPGA/CPLD
[Jihai APM32E103VET6S MINI Development Board Review] Second post PLL and system clock questions
After a quick look at the Polaris data sheet, I have some questions about the PLL clock and system clock.Simply speaking, the maximum output clock of PLL should be 96MHZThe maximum system clock is 120...
常见泽1 Domestic Chip Exchange
Regarding the issue of changing BMI of xmc1300 chip
Use the JLINK of xmc1300kit to program the port to in this mode and change its BMI. Can any expert explain how to do this?...
wr12306 Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2015  1152  1912  603  1362  41  24  39  13  28 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号