NANDB9R4N0DZBA5E datasheet, PDF

Datasheet> All Categories > storage> storage> NANDB9R4N0DZBA5E

NANDB9R4N0DZBA5E: DescriptionMemory Circuit, Flash+SDRAM, PBGA149, 10 X 13.50 MM, 1.20 MM HEIGHT, 0.80 MM PITCH, ROHS COMPLIANT, TFBGA-149; Categorystorage storage; File Size1MB，52 Pages; ManufacturerNumonyx ( Micron ); Websitehttps://www.micron.com; Environmental Compliance

Download Datasheet Parametric View All

NANDB9R4N0DZBA5E Overview

Memory Circuit, Flash+SDRAM, PBGA149, 10 X 13.50 MM, 1.20 MM HEIGHT, 0.80 MM PITCH, ROHS COMPLIANT, TFBGA-149

NANDB9R4N0DZBA5E Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Numonyx ( Micron )
Parts packaging code	BGA
package instruction	TFBGA, BGA149,12X16,32
Contacts	149
Reach Compliance Code	unknown
JESD-30 code	R-PBGA-B149
length	13.5 mm
memory density	2147483648 bit
Memory IC Type	MEMORY CIRCUIT
memory width	16
Mixed memory types	FLASH+SDRAM
Number of functions	1
Number of terminals	149
word count	134217728 words
character code	128000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-30 °C
organize	128MX16
Package body material	PLASTIC/EPOXY
encapsulated code	TFBGA
Encapsulate equivalent code	BGA149,12X16,32
Package shape	RECTANGULAR
Package form	GRID ARRAY, THIN PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	1.8 V
Certification status	Not Qualified
Maximum seat height	1.2 mm
Maximum supply voltage (Vsup)	1.95 V
Minimum supply voltage (Vsup)	1.7 V
Nominal supply voltage (Vsup)	1.8 V
surface mount	YES
technology	CMOS
Temperature level	OTHER
Terminal form	BALL
Terminal pitch	0.8 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED
width	10 mm

Preview

Download Datasheet

View All

NANDxxxxNx

Large page NAND flash memory and

low power SDRAM, 1.8/2.6 V MCP and PoP

Features

FBGA

MCP (multichip package) and PoP (package

on package)

– NAND flash memory

– 1-, 2-, 4-, 2x2-Gbit large page size NAND

flash memory

– 256-, 512-, 2x512-, 128+256/512-Mbit or

1-Gbit (x16/x32) SDR/DDR LPSDRAM

Temperature range: -30 up to 85 °C

Supply voltage

– NAND flash: V

DDF

= 1.7-1.95 V or 2.5-3.6 V

– LPSDRAM: V

DDD

= V

DDQD

= 1.7-1.95 V

Electronic signature

ECOPACK

packages

TFBGA107 10.5 × 13 × 1.2 mm

TFBGA137 10.5 x 13 x 1.2 mm

LFBGA137 10.5 x 13 x 1.4 mm

TFBGA149 10 × 13.5 × 1.2 mm

VFBGA160 15 x 15 x 1 mm

FBGA

VFBGA152 14 x 14 x 0.9 mm

TFBGA152 14×14 × 1.1 mm

TFBGA152 14 × 14 × 1.2 mm

TFBGA128 12 x 12 x 1.1 mm

Flash memory

Single or double data rate LPSDRAM

Nand interface

– x8 or x16 bus width

– Multiplexed address/data

Page size

– x8 device: (2048 + 64 spare) bytes

– x16 device: (1024 + 32 spare) words

Block size

– x8 device: (128K + 4K spare) bytes

– x16 device: (64K + 2K spare) words

Page read/program

– Random access: 25 µs (max)

– Sequential access: 25/30 ns (min)

– Page program time: 200 µs (typ)

Copy back program mode

Fast block erase: 1.5/2 ms (typ)

Chip Enable ‘don’t care’

Status register

Data integrity

– 100 000 program/erase cycles

– 10 years data retention

Interface: x16/32 bus width

Deep power-down mode

1.8 V LVCMOS interface

Quad internal banks controlled by BA0, BA1

Wrap sequence: sequential/interleaved

Automatic and controlled precharge

Auto refresh and self refresh

– 8192 or 4096 (for 128 Mbits) refresh

cycles/64 ms

– Programmable partial array self refresh

– Auto temperature compensated self refresh

Device summary

NANDxxxxNx

NANDA8R3N0

NANDA9WxN1

NANDBAR4Nx

NANDB9R4Nx

NANDCAW4N1

NANDD3R4N5

NANDA9R3Nx

NANDB0R3N0

NANDB1R3N0

NANDC9R4N0

NANDCBR4N3

NANDDBR3N5

Table 1.

NANDA0R3N0

NANDA9R4Nx

NANDBAR3Nx

NANDB9R3N0

NANDBAW4N1

NANDC3R4N5

October 2008

Rev 12

1/52

www.numonyx.com

Contents

NANDxxxxNx

Contents

Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

Signal descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25

2.1

2.2

2.3

2.4

2.5

2.6

2.7

2.8

2.9

2.10

2.11

2.12

2.13

2.14

2.15

2.16

2.17

2.18

2.19

2.20

2.21

2.22

2.23

2.24

2.25

2.26

Flash memory inputs/outputs (I/O0-I/O7) . . . . . . . . . . . . . . . . . . . . . . . . . 25

Flash memory inputs/outputs (I/O8-I/O15) . . . . . . . . . . . . . . . . . . . . . . . . 25

Flash memory Address Latch Enable (AL) . . . . . . . . . . . . . . . . . . . . . . . . 25

Flash memory Command Latch Enable (CL) . . . . . . . . . . . . . . . . . . . . . . 25

Flash memory Chip Enable (E

) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25

Flash memory Read Enable (R) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26

Flash memory Write Enable (W

) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26

Flash memory Write Protect (WP) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26

Flash memory Ready/Busy (RB) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26

Flash memory V

DDF

supply voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26

LPSDRAM Address inputs (A0-Ax) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26

LPSDRAM Bank Select Address inputs (BA0-BA1) . . . . . . . . . . . . . . . . . 26

LPSDRAM Data inputs/outputs (DQ0-DQ31) . . . . . . . . . . . . . . . . . . . . . . 27

LPSDRAM Chip Select (E

) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27

LPSDRAM Column Address Strobe (CAS) . . . . . . . . . . . . . . . . . . . . . . . 27

LPSDRAM Row Address Strobe (RAS) . . . . . . . . . . . . . . . . . . . . . . . . . . 27

LPSDRAM Write Enable (W

) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27

LPSDRAM Clock Input (K) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27

LPSDRAM Clock Input (K) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28

LPSDRAM Clock Enable (KE) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28

LPSDRAM lower/upper data input/output mask (DQM0 to DQM3) . . . . . 28

DQS0 to DQS3 input/outputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28

Lower/Upper Data Read/Write Strobe input/output (LDQS, UDQS) . . . . 28

LPSDRAM V

DDD

supply voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28

LPSDRAM V

DDQD

supply voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28

Ground . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29

2.26.1

2.26.2

NANDxxxxNx devices delivered in TFBGA107/137/149 packages . . . . 29

NANDxxxxNx delivered in TFBGA128/152 and VFBGA160 packages . 29

2/52

List of tables

NANDxxxxNx

List of tables

Table 1.

Table 2.

Table 3.

Table 4.

Table 5.

Table 6.

Table 7.

Table 8.

Table 9.

Table 10.

Table 11.

Table 12.

Table 13.

Table 14.

Table 15.

Device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1

Product list . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8

Signal names . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36

TFBGA107 10.5 × 13 mm - 10 × 14 active ball array, 0.80 mm pitch,

mechanical data. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38

TFBGA128 - 2-row perimeter matrix 2R18 × 18, 12 × 12 mm, 0.65 mm pitch,

mechanical data. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40

TFBGA137 10.5 x 13 mm - 10 x 15-13 active ball array, 0.80 mm pitch,

mechanical data. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41

LFBGA137 10.5 x 13 x 1.4 mm - 10 x 15-13 active ball array, 0.80 mm pitch,

mechanical data. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42

TFBGA149 10 × 13.5 mm - 12 × 16 active ball array, 0.80 mm pitch, mechanical data. . . 43

TFBGA152, 2-row perimeter matrix 2R21 x 21, 14 x 14 x 1.1 mm, 0.65 mm pitch,

mechanical data. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44

TFBGA152, 2-row perimeter matrix 2R21 x 21, 14 x 14 x 0.9 mm, 0.65 mm pitch,

mechanical data. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45

TFBGA152, 2-row perimeter matrix 2R21 x 21, 14 × 14 x 1.2 mm, 0.65 mm pitch,

mechanical data. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46

VFBGA160 15 × 15 x 1 mm, 0.65 mm pitch, mechanical data . . . . . . . . . . . . . . . . . . . . . . 47

Ordering information scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48

Document revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50

4/52

NANDxxxxNx

List of figures

Figure 1.

Figure 2.

Figure 3.

Figure 4.

Figure 5.

Figure 6.

Figure 7.

Figure 8.

Figure 9.

Figure 10.

Figure 11.

Figure 12.

Figure 13.

Figure 14.

Figure 15.

Figure 16.

Block diagram for TFBGA107, TFBGA137, and TFBGA149 packages . . . . . . . . . . . . . . . 11

Block diagram for LFBGA137 package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12

Block diagram for TFBGA128, TFBGA152 (NANDA8R3N0, NANDA9R3N0,

NANDBAR3N, NANDB9R3N0), VFBGA152, and VFBGA160 packages . . . . . . . . . . . . . 13

Block diagram for TFBGA152 package (NANDBAR3N0, NANDB0R3N0,

NANDB1R3N0, NANDA0R3N0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14

TFBGA107 connections (top view through package) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

TFBGA128 connections (top view through package) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

TFBGA137 connections (top view through package) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

LFBGA137 connections (top view through package) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

TFBGA149 connections (top view through package) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20

TFBGA152 connections - NANDA8R3N0, NANDA9R3N0, NANDB9R3N0

(top view through package) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

TFBGA152 connections - NANDBAR3N0, NANDB0R3N0, NANDB1R3N0,

NANDA0R3N0 (top view through package). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22

TFBGA152 (NANDBAR3N1) and VFBGA152 (NANDBAR4N5) connections -

(top view through package) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23

VFBGA160 connections - NANDBAR4N2 (top view through package) . . . . . . . . . . . . . . . 24

Functional block diagram for TFBGA107, TFBGA137, TFBGA149

packages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31

Functional block diagram for LFBGA137 package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32

Functional block diagram for TFBGA128 (NANDA9R3N0, NANDB9R3N0),

TFBGA152 (NANDA8R3N0, NANDA9R3N0, NANDBAR3N1,

NANDB9R3N0), VFBGA152 (NANDBAR4N5), and VFBGA160 packages. . . . . . . . . . . . 33

Functional block diagram for TFBGA152 (NANDBAR3N0, NANDB0R3N0,

NANDB1R3N0, NANDA0R3N0) package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34

Functional block diagram for TFBGA128 (NANDBAR3N6) package . . . . . . . . . . . . . . . . . 35

TFBGA107 10.5 × 13 mm - 10 × 14 active ball array, 0.80 mm pitch, package outline . . . 37

TFBGA128 - 2-row perimeter matrix 2R18 × 18, 12 × 12 mm, 0.65 mm pitch,

package outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39

TFBGA137 10.5 x 13 x 1.2 mm - 10 x 15-13 active ball array, 0.80 mm pitch,

package outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41

LFBGA137 10.5 x 13 x 1.4 mm - 10 x 15-13 active ball array, 0.80 mm pitch,

package outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42

TFBGA149 10 × 13.5 mm - 12 × 16 active ball array, 0.80 mm pitch,

package outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43

TFBGA152, 2-row perimeter matrix 2R21 x 21, 14 x 14 x 1.1 mm, 0.65 mm pitch,

package outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44

VFBGA152, 2-row perimeter matrix 2R21 x 21, 14 x 14 x 0.9 mm, 0.65 mm pitch,

package outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45

TFBGA152, 2-row perimeter matrix 2R21 x 21, 14 × 14 x 1.2 mm, 0.65 mm pitch,

package outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46

VFBGA160 15 × 15 x 1 mm, 0.65 mm pitch, package outline . . . . . . . . . . . . . . . . . . . . . . 47

Figure 17.

Figure 18.

Figure 19.

Figure 20.

Figure 21.

Figure 22.

Figure 23.

Figure 24.

Figure 25.

Figure 26.

Figure 27.

5/52

Recommended Resources

Single pulse signal generating circuit b

Nx75W integrated power amplifier components

Double voltage circuit diagram

Finished pen tip counting circuit

15V, 300mA regulated power supply composed of SN52105

Computer motherboard circuit diagram 810 3_01

A big deal, a Panasonic 50-inch plasma TV: Before I say anything, here are the picturesSide view of the TVFront viewI bought a 50-inch Panasonic plasma TV in June, and now I am reselling it because I am moving for work. It is a plasma TV from ...; wolfgang0126 Buy&Sell

Looking for a ldc1314 example program that can be used on k60: The ldc1314 example downloaded from the official website had a compilation error, and as a result, ldc1314 has not been written yet....; one55 Integrated technical exchanges

Teach you how to learn Protel step by step: Article 1...; lorant PCB Design

Can digital power complement efficient lighting systems?: [table][tr][td]Lighting Control [/td][/tr][/table][table][tr][td][i][font=Arial][size=10pt]With the International Energy Agency’s first ever global survey of energy consumption for lighting estimating...; 安_然 Analogue and Mixed Signal

The problem of displaying the next screen when drawing a control: When I use the control to draw the soil, the first page is easily displayed, but the next page cannot be drawn. What is the reason?...; wmdsummer Embedded System

Design of CNC DC Constant Current Source Keyboard Module: [color=black][font=宋体][size=10.5pt] [/size][/font][/color] [color=black][font=宋体][size=10.5pt] [b][color=red][font=宋体][size=10.5pt]Design of CNC DC constant current source keyboard module[/size][/font...; yokolili MCU

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components