MM74HC4051 • MM74HC4052 • MM74HC4053 8-Channel Analog Multiplexer •
August 1984
Revised May 1999
MM74HC4051 • MM74HC4052 • MM74HC4053
8-Channel Analog Multiplexer •
Dual 4-Channel Analog Multiplexer •
Triple 2-Channel Analog Multiplexer
General Description
The MM74HC4051, MM74HC4052 and MM74HC4053
multiplexers are digitally controlled analog switches imple-
mented in advanced silicon-gate CMOS technology. These
switches have low “on” resistance and low “off” leakages.
They are bidirectional switches, thus any analog input may
be used as an output and vice-versa. Also these switches
contain linearization circuitry which lowers the on resis-
tance and increases switch linearity. These devices allow
control of up to
±6V
(peak) analog signals with digital con-
trol signals of 0 to 6V. Three supply pins are provided for
V
CC
, ground, and V
EE
. This enables the connection of 0–
5V logic signals when V
CC
=
5V and an analog input range
of
±5V
when V
EE
=
5V. All three devices also have an
inhibit control which when HIGH will disable all switches to
their off state. All analog inputs and outputs and digital
inputs are protected from electrostatic damage by diodes
to V
CC
and ground.
MM74HC4051: This device connects together the outputs
of 8 switches, thus achieving an 8 channel Multiplexer. The
binary code placed on the A, B, and C select lines deter-
mines which one of the eight switches is “on”, and con-
nects one of the eight inputs to the common output.
MM74HC4052: This device connects together the outputs
of 4 switches in two sets, thus achieving a pair of 4-channel
multiplexers. The binary code placed on the A, and B
select lines determine which switch in each 4 channel sec-
tion is “on”, connecting one of the four inputs in each sec-
tion to its common output. This enables the implementation
of a 4-channel differential multiplexer.
MM74HC4053: This device contains 6 switches whose out-
puts are connected together in pairs, thus implementing a
triple 2 channel multiplexer, or the equivalent of 3 single-
pole-double throw configurations. Each of the A, B, or C
select lines independently controls one pair of switches,
selecting one of the two switches to be “on”.
Features
s
Wide analog input voltage range:
±6V
s
Low “on” resistance:
50 typ. (V
CC
–V
EE
=
4.5V)
30 typ. (V
CC
–V
EE
=
9V)
s
Logic level translation to enable 5V logic with
±5V
ana-
log signals
s
Low quiescent current: 80
µA
maximum (74HC)
s
Matched Switch characteristic
Ordering Code:
Order Number
MM74HC4051M
MM74HC4051WM
MM74HC4051SJ
MM74HC4051MTC
MM74HC4051N
MM74HC4052M
MM74HC4052WM
MM74HC4052SJ
MM74HC4052MTC
MM74HC4052N
MM74HC4053M
MM74HC4053WM
MM74HC4053SJ
MM74HC4053MTC
MM74HC4053N
Package Number
M16A
M16B
M16D
MTC16
N16E
M16A
M16B
M16D
MTC16
N16E
M16A
M16B
M16D
MTC16
N16E
Package Description
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150” Narrow
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300” Wide
16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-0010.300” Wide
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150” Narrow
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300” Wide
16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-0010.300” Wide
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150” Narrow
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300” Wide
16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-0010.300” Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
© 1999 Fairchild Semiconductor Corporation
DS005353.prf
www.fairchildsemi.com
MM74HC4051 • MM74HC4052 • MM74HC4053
Connection Diagrams
Pin Assignments for DIP, SOIC, SOP and TSSOP
Truth Tables
MM744051
Input
Inh
H
L
L
L
L
L
L
L
L
C
X
L
L
L
L
H
H
H
H
B
X
L
L
H
H
L
L
H
H
A
X
L
H
L
H
L
H
L
H
“ON”
Channel
None
Y0
Y1
Y2
Y3
Y4
Y5
Y6
Y7
Top View
MM744052
Inputs
Inh
H
L
L
L
L
B
X
L
L
H
H
A
X
L
H
L
H
“ON” Channels
X
None
0X
1X
2X
3X
Y
None
0Y
1Y
2Y
3Y
Top View
Input
MM744053
“ON” Channels
C
CX
CX
CX
CX
CY
CY
CY
CY
b
BX
BX
BY
BY
BX
BX
BY
BY
a
AX
AY
AX
AY
AX
AY
AX
AY
Inh C B A
H
L
L
L
L
L
L
L
L
L
L
L
L
X X X None None None
L H
L H L
L H H
H L
L
H L H
H H L
H H H
Top View
www.fairchildsemi.com
2
MM74HC4051 • MM74HC4052 • MM74HC4053
Logic Diagrams
MM74HC4051
MM74HC4052
MM74HC4053
3
www.fairchildsemi.com
MM74HC4051 • MM74HC4052 • MM74HC4053
Absolute Maximum Ratings
(Note 1)
(Note 2)
Supply Voltage (V
CC
)
Supply Voltage (V
EE
)
Control Input Voltage (V
IN
)
Switch I/O Voltage (V
IO
)
Clamp Diode Current (I
IK
, I
OK
)
Output Current, per pin (I
OUT
)
V
CC
or GND Current, per pin (I
CC
)
Storage Temperature Range (T
STG
)
Power Dissipation (P
D
)
(Note 3)
S.O. Package only
Lead Temperature (T
L
)
(Soldering 10 seconds)
260°C
600 mW
500 mW
−0.5
to
+7.5V
+0.5
to
−7.5V
−1.5
to V
CC
+1.5V
V
EE
−0.5
to V
CC
+0.5V
±20
mA
±25
mA
±50
mA
−65°C
to
+150°C
Recommended Operating
Conditions
Min
Supply Voltage (V
CC
)
Supply Voltage (V
EE
)
DC Input or Output Voltage
(V
IN
, V
OUT
)
Operating Temperature Range (T
A
)
Input Rise or Fall Times
(t
r
, t
f
) V
CC
=
2.0V
V
CC
=
4.5V
V
CC
=
6.0V
1000
500
400
ns
ns
ns
0
−40
V
CC
+85
V
°C
2
0
Max
6
−6
Units
V
V
Note 1:
Absolute Maximum Ratings are those values beyond which dam-
age to the device may occur.
Note 2:
Unless otherwise specified all voltages are referenced to ground.
Note 3:
Power Dissipation temperature derating — plastic “N” package:
−
12 mW/°C from 65°C to 85°C.
DC Electrical Characteristics
Symbol
V
IH
Parameter
Minimum HIGH Level
Input Voltage
V
IL
Maximum LOW Level
Input Voltage
R
ON
Maximum “ON” Resistance
(Note 5)
(Note 4)
V
EE
V
CC
2.0V
4.5V
6.0V
2.0V
4.5V
6.0V
T
A
=
25°C
Typ
1.5
3.15
4.2
0.5
1.35
1.8
40
30
20
100
40
20
15
10
5
5
160
120
100
230
110
90
80
20
10
10
±0.1
GND 6.0V
−6.0V
6.0V
GND 6.0V
−6.0V
6.0V
GND 6.0V
−6.0V
6.0V
GND 6.0V
−6.0V
6.0V
GND 6.0V
−6.0V
6.0V
8
16
±60
±100
±0.2
±0.4
±0.1
±0.2
±0.1
±0.1
T
A
= −40
to 85°C T
A
= −55
to 125°C
Guaranteed Limits
1.5
3.15
4.2
0.5
1.35
1.8
200
150
125
280
140
120
100
25
15
12
±1.0
80
160
±600
±1000
±2.0
±4.0
±1.0
±2.0
±1.0
±1.0
1.5
3.15
4.2
0.5
1.35
1.8
240
170
140
320
170
140
115
25
15
15
±1.0
160
320
±600
±1000
±2.0
±4.0
±1.0
±2.0
±1.0
±1.0
Units
V
V
V
V
V
V
Ω
Ω
Ω
Ω
Ω
Ω
Ω
Ω
Ω
Ω
µA
µA
µA
nA
nA
µA
µA
µA
µA
µA
µA
Conditions
V
INH
=
V
IL
, I
S
=
2.0 mA
V
IS
=
V
CC
to V
EE
(Figure 1)
V
INH
=
V
IL
, I
S
=
2.0 mA
V
IS
=
V
CC
or V
EE
(Figure 1)
GND 4.5V
−4.5V
4.5V
−6.0V
6.0V
GND 2.0V
GND 4.5V
−4.5V
4.5V
−6.0V
6.0V
GND 4.5V
−4.5V
4.5V
−6.0V
6.0V
R
ON
Maximum “ON” Resistance
Matching
V
CTL
=
V
IL
V
IS
=
V
CC
to GND
V
IN
=
V
CC
or GND
V
CC
=
2−6V
V
IN
=
V
CC
or GND
I
OUT
=
0
µA
V
OS
=
V
CC
or V
EE
V
IS
=
V
EE
or V
CC
V
INH
=
V
IH
(Figure 2)
V
IS
=
V
CC
to V
EE
I
IN
I
CC
I
IZ
Maximum Control
Input Current
Maximum Quiescent
Supply Current
Maximum Switch “OFF”
Leakage Current
(Switch Input)
I
IZ
Maximum Switch
“ON” Leakage
Current
HC4051 V
INH
=
V
IL
(Figure 3)
V
IS
=
V
CC
to V
EE
HC4052 V
INH
=
V
IL
(Figure 3)
V
IS
=
V
CC
to V
EE
HC4053 V
INH
=
V
IL
(Figure 3)
www.fairchildsemi.com
4
MM74HC4051 • MM74HC4052 • MM74HC4053
DC Electrical Characteristics
Symbol
I
IZ
Parameter
Maximum Switch
“OFF” Leakage
Current (Common Pin)
(Continued)
T
A
=
25°C
Typ
±0.2
±0.4
±0.1
±0.2
±0.1
±0.1
T
A
= −40
to 85°C T
A
= −55
to 125°C
Guaranteed Limits
±2.0
±4.0
±1.0
±2.0
±1.0
±1.0
±2.0
±4.0
±1.0
±2.0
±1.0
±1.0
µA
µA
µA
µA
µA
µA
Conditions
V
OS
=
V
CC
or V
EE
HC4051 V
IS
=
V
EE
or V
CC
V
INH
=
V
IH
V
OS
=
V
CC
or V
EE
HC4052 V
IS
=
V
EE
or V
CC
V
INH
=
V
IH
V
OS
=
V
CC
or V
EE
HC4053 V
IS
=
V
EE
or V
CC
V
INH
=
V
IH
V
EE
V
CC
Units
GND 6.0V
−6.0V
6.0V
GND 6.0V
−6.0V
6.0V
GND 6.0V
−6.0V
6.0V
Note 4:
For a power supply of 5V
±10%
the worst case on resistances (R
ON
) occurs for HC at 4.5V. Thus the 4.5V values should be used when designing
with this supply. Worst case V
IH
and V
IL
occur at V
CC
=
5.5V and 4.5V respectively. (The V
IH
value at 5.5V is 3.85V.) The worst case leakage current occur
for CMOS at the higher voltage and so the 5.5V values should be used.
Note 5:
At supply voltages (V
CC
–V
EE
) approaching 2V the analog switch on resistance becomes extremely non-linear. Therefore it is recommended that
these devices be used to transmit digital only when using these supply voltages.
AC Electrical Characteristics
V
CC
=
2.0V
−
6.0V, V
EE
=
0V
−
6V, C
L
=
50 pF (unless otherwise specified)
Symbol
Parameter
Conditions
V
EE
GND
GND
−4.5V
−6.0V
t
PZL
, t
PZH
Maximum Switch Turn
“ON” Delay
R
L
=
1 kΩ
GND
GND
−4.5V
−6.0V
t
PHZ
, t
PLZ
Maximum Switch Turn
“OFF” Delay
GND
GND
−4.5V
−6.0V
f
MAX
Minimum Switch
Frequency Response
20 log (V
I
/V
O
)
=
3 dB
Control to Switch
Feedthrough Noise
Crosstalk between
any Two Switches
Switch OFF Signal
Feedthrough
Isolation
THD
Sinewave Harmonic
Distortion
C
IN
C
IN
Maximum Control
Input Capacitance
Maximum Switch
Input Capacitance
Input
4051 Common
4052 Common
4053 Common
C
IN
Maximum Feedthrough
Capacitance
15
90
45
30
5
pF
pF
R
L
=
600Ω,
f
=
1 MHz,
C
L
=
50 pF
R
L
=
600Ω,
f
=
1 MHz
R
L
=
600Ω,
f
=
1 MHz,
V
CTL
=
V
IL
R
L
=
10 kΩ,
C
L
=
50 pF,
f
=
1 kHz
5
10
10
10
pF
V
IS
=
4 V
PP
V
IS
=
8 V
PP
0V
−4.5V
4.5V
4.5V
0.013
0.008
%
%
V
IS
=
4 V
PP
V
IS
=
8 V
PP
V
IS
=
4 V
PP
V
IS
=
8 V
PP
0V
−4.5V
0V
−4.5V
4.5
4.5V
4.5V
4.5V
−52
−50
−42
−44
dB
dB
dB
dB
V
IS
=
4 V
PP
V
IS
=
8 V
PP
0V
−4.5V
4.5V
4.5V
1080
250
mV
mV
GND
−4.5V
V
CC
2.0V
4.5V
4.5V
6.0V
2.0V
4.5V
4.5V
6.0V
2.0V
4.5V
4.5V
6.0V
4.5V
4.5V
16
15
65
28
18
16
30
35
T
A
=
25°C
Typ
25
5
4
3
92
60
12
8
7
355
69
46
41
290
58
37
32
T
A
= −40
to 85°C T
A
= −55
to 125°C
Guaranteed Limits
75
15
12
11
435
87
58
51
365
73
46
41
90
18
14
13
515
103
69
62
435
87
56
48
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
MHz
MHz
t
PHL
, t
PLH
Maximum Propagation
Delay Switch In to Out
5
www.fairchildsemi.com