MCP1826/MCP1826S
1000 mA, Low-Voltage, Low Quiescent Current
LDO Regulator
Features:
• 1000 mA Output Current Capability
• Input Operating Voltage Range: 2.3V to 6.0V
• Adjustable Output Voltage Range: 0.8V to 5.0V
(MCP1826 only)
• Standard Fixed Output Voltages:
- 0.8V, 1.2V, 1.8V, 2.5V, 3.0V, 3.3V, 5.0V
• Other Fixed Output Voltage Options Available
Upon Request
• Low Dropout Voltage: 250 mV Typical at 1000 mA
• Typical Output Voltage Tolerance: 0.5%
• Stable with 1.0 µF Ceramic Output Capacitor
• Fast Response to Load Transients
• Low Supply Current: 120 µA (typ)
• Low Shutdown Supply Current: 0.1 µA (typ)
(MCP1826 only)
• Fixed Delay on Power Good Output
(MCP1826 only)
• Short Circuit Current Limiting and
Overtemperature Protection
• TO-263-5 (DDPAK-5), TO-220-5, SOT-223-5
Package Options (MCP1826).
• TO-263-3 (DDPAK-3), TO-220-3, SOT-223-3
Package Options (MCP1826S).
Description:
The MCP1826/MCP1826S is a 1000 mA Low Dropout
(LDO) linear regulator that provides high-current and
low-output voltages. The MCP1826 comes in a fixed or
adjustable output voltage version, with an output
voltage range of 0.8V to 5.0V. The 1000 mA output cur-
rent capability, combined with the low-output voltage
capability, make the MCP1826 a good choice for new
sub-1.8V output voltage LDO applications that have
high current demands. The MCP1826S is a 3-pin fixed
voltage version.
The MCP1826/MCP1826S is stable using ceramic
output capacitors that inherently provide lower output
noise and reduce the size and cost of the entire
regulator solution. Only 1 µF of output capacitance is
needed to stabilize the LDO.
Using CMOS construction, the quiescent current
consumed by the MCP1826/MCP1826S is typically
less than 120 µA over the entire input voltage range,
making it attractive for portable computing applications
that demand high-output current. The MCP1826
versions have a Shutdown (SHDN) pin. When shut
down, the quiescent current is reduced to less than
0.1 µA.
On the MCP1826 fixed output versions the scaled-
down output voltage is internally monitored and a
power good (PWRGD) output is provided when the
output is within 92% of regulation (typical). The
PWRGD delay is internally fixed at 200 µs (typical).
The overtemperature and short circuit current-limiting
provide additional protection for the LDO during system
Fault conditions.
Applications:
•
•
•
•
•
High-Speed Driver Chipset Power
Networking Backplane Cards
Notebook Computers
Network Interface Cards
Palmtop Computers
2007-2013 Microchip Technology Inc.
DS22057B-page 1
NXP MCU
京公网安备 11010802033920号
EEWORLD
