EEWORLDEEWORLDEEWORLD

Part Number

Search

D650ASQ1A

Description
Microprocessor, 32-Bit, 650MHz, CMOS, CPGA462, STAGGERED, PGA-453
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size1MB,84 Pages
ManufacturerAMD
Websitehttp://www.amd.com
Download Datasheet Parametric View All

D650ASQ1A Overview

Microprocessor, 32-Bit, 650MHz, CMOS, CPGA462, STAGGERED, PGA-453

D650ASQ1A Parametric

Parameter NameAttribute value
MakerAMD
Parts packaging codePGA
package instructionIPGA,
Contacts453
Reach Compliance Codeunknown
ECCN code3A001.A.3
Address bus width15
bit size32
boundary scanYES
maximum clock frequency100 MHz
External data bus width64
FormatFLOATING POINT
Integrated cacheYES
JESD-30 codeR-CPGA-P462
length49.53 mm
low power modeYES
Number of terminals462
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeIPGA
Package shapeRECTANGULAR
Package formGRID ARRAY, INTERSTITIAL PITCH
Certification statusNot Qualified
Maximum seat height3.422 mm
speed650 MHz
Nominal supply voltage1.5 V
surface mountNO
technologyCMOS
Terminal formPIN/PEG
Terminal pitch2.54 mm
Terminal locationPERPENDICULAR
width49.53 mm
uPs/uCs/peripheral integrated circuit typeMICROPROCESSOR
Preliminary Information
AMD Duron
Processor
Data Sheet
TM
Publication #
23802
Rev:
E
Issue Date:
September 2000
TDS510 simulator schematic
[i=s]This post was last edited by ltbytyn on 2014-9-4 16:54[/i] The emulator is down. I just found the emulator schematic. If anyone has a pudn account, please help me download the emulator DIY inform...
ltbytyn Microcontroller MCU
About S5PV210 memory adjustment problem
Our S5PV210 development board has two 512 memory DRAM0 (0x2000_0000) and DRAM1 (0x4000_0000), and installed WinCE6.0 system. Now after making my own program, I found that 1G memory is a bit too much, ...
bynine Embedded System
The impact of education, gender, and experience on salaries in the electronics industry
[b]Education and Salary Income[/b] According to the 2007 China Electronics Industry Salary and Career Development Survey, the salary and bonus income of Chinese electronic engineers is in direct propo...
panzheng57 Talking about work
RAW queue
1 queue supports FIFO and PRIO task blocking strategies. If it is FIFO, the blocking queue will arrange the blocking tasks in the order of first come first served. If it is PRIO strategy, it will arra...
jorya_txj Embedded System
EEworld 2013 Week 14 (April 1-April 7) Power Technology Highlights
The following ranking is in no particular order. It is just a small review of the wonderful posts in the [/font][/color][url=https://bbs.eeworld.com.cn/forum-25-1.html]Power Technology[/url][color=#00...
eric_wang Power technology
Urgent!!! Can you provide a chip or circuit for ultrasonic transceiver?
Urgent!!! Can you provide a chip or circuit for ultrasonic transceiver?...
wangshujun Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1849  1267  2721  2195  846  38  26  55  45  18 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号