EEWORLDEEWORLDEEWORLD

Part Number

Search

PC206CLW6-12VF-SO

Description
Single Color LED, Lime White, Clear, T-1 3/4, 5mm,
CategoryLED optoelectronic/LED    photoelectric   
File Size70KB,1 Pages
ManufacturerLEDtronics
Websitehttp://ledtronics.com.my
Download Datasheet Parametric View All

PC206CLW6-12VF-SO Overview

Single Color LED, Lime White, Clear, T-1 3/4, 5mm,

PC206CLW6-12VF-SO Parametric

Parameter NameAttribute value
MakerLEDtronics
Reach Compliance Codeunknown
colorLIME WHITE
ConfigurationCOMPLEX
Lens typeCLEAR
Nominal luminous intensity85 mcd
Installation featuresRADIAL MOUNT
Number of functions1
Number of terminals2
Maximum operating temperature85 °C
Minimum operating temperature-30 °C
Optoelectronic device typesSINGLE COLOR LED
method of packingBULK
peak wavelength579 nm
shapeROUND
size5 mm
surface mountNO
T codeT-1 3/4
Help, convert brd file to ad pcb file
[size=14px]I have installed Cadence, but it always gives an error when analyzing files in the import wizard in AD. Is there anyone who can help me? Please help! ! ! [/size]...
sqlchan PCB Design
Enterprise competition strategy and IT technology application
:@ At present, China has become a world manufacturing power, and "Made in China" is gradually rising internationally. China has a vast consumer market, low labor costs, strong production capacity, and...
liudong2008lldd RF/Wirelessly
USB HOST does not load the file system?
I'll post another thread to make sure I understand this problem. To summarize the problem: I use the OTG driver, and now I directly connect the ID pin of the otg interface to the ground, and make corr...
exact0755 Embedded System
2440 development board + 7-inch LCD, the touch screen cannot be calibrated.
I just searched online and found that many netizens have encountered the same problem, which is mainly manifested as "when the touch screen is pressed and held, the area under the pen has a box that k...
hxje_12 Embedded System
How to achieve signal delay (rising edge is synchronous, but falling edge is delayed by several clocks)?
解决方法:PROC_ADJ_VSYNCS: process (CLK_IN,CLK)--可实现信号线延时variable VAR_VSYNC_CNT: std_logic_vector(3 downto 0):= "0000";constant CONST_VSYNC_CNT_MAX: std_logic_vector(3 downto 0):= "1100";beginif CLK_IN='1'...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 785  2834  2720  1855  282  16  58  55  38  6 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号