EEWORLDEEWORLDEEWORLD

Part Number

Search

749DX395X0063B2GE3

Description
CAPACITOR, TANTALUM, SOLID, 63 V, 3.9 uF, THROUGH HOLE MOUNT, AXIAL LEADED, ROHS COMPLIANT
CategoryPassive components    capacitor   
File Size140KB,19 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Environmental Compliance  
Download Datasheet Parametric View All

749DX395X0063B2GE3 Overview

CAPACITOR, TANTALUM, SOLID, 63 V, 3.9 uF, THROUGH HOLE MOUNT, AXIAL LEADED, ROHS COMPLIANT

749DX395X0063B2GE3 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerVishay
package instruction,
Reach Compliance Codeunknown
ECCN codeEAR99
capacitance3.9 µF
Capacitor typeTANTALUM CAPACITOR
dielectric materialsTANTALUM (DRY/SOLID)
JESD-609 codee3
Installation featuresTHROUGH HOLE MOUNT
negative tolerance20%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeTUBULAR PACKAGE
method of packingAMMO PACK
positive tolerance20%
Rated (DC) voltage (URdc)63 V
surface mountNO
Terminal surfaceMatte Tin (Sn)
Terminal shapeWIRE
CTS1, CTS13, 749DX
Vishay Sprague
Hermetically Sealed, Axial-Lead
to CECC Specifications
FEATURES
Terminations: Tin/lead (SnPb), 100 % tin (RoHS
compliant)
Hermetically sealed metal case with plastic film
insulation
Extended capacitance range (type 749DX)
High operational stability with both time and temperature
Low leakage current
Low dissipation factor
Compliant to RoHS directive 2002/95/EC
APPLICATIONS
Performance and reliability has been proven in a wide range
of applications such as: filtering, by-pass, coupling, energy
storage, timing circuits.
PERFORMANCE CHARACTERISTICS
Operating Temperature:
- 55 °C to + 85 °C (types CTS13)
- 55 °C to + 125 °C (types CTS1, 749DX)
SPECIFICATIONS
CECC
BS
30201-001
30201-002
30201-005
30201-029
749DX 9073-N001 749DX
CTS1
CTS13
749DX
ORDERING INFORMATION
CTS13
TYPE
Identifies the Basic
Capacitor Design
CTS1 = CECC 30201-002
CTS13 = CECC
30201-005
749DX = CECC
30201-001/029
105
X0
040
CAPACITANCE CAPACITANCE DC VOLTAGE RATING
TOLERANCE
AT + 85 °C
Expressed in
picofarads. First
two digits are
significant. Third
digit is the
number of zeros
following.
X0 = ± 20 %
X9 = ± 10 %
X5 = ± 5 %
(Special Order)
Expressed in volts.
Where necessary, zeros
precede the voltage
rating to complete the
3 digit block
6R3 = 6.3 V
A
CASE
CODE
See
Table
Ratings
and
Case
Codes.
2
STYLE
NUMBER
0 = Bare
Case
2=
Plastic-Film
Insulation
P
PACKAGING
See Taping
and
Packaging
E3
ROHS
COMPLIANT
E3 = 100 % tin
termination
(RoHS
compliant)
Blank = SnPb
termination
DIMENSIONS
in millimeters
30 MIN.
L MAX.
30 MIN.
(1)
D MAX.
Ød
(1)
23 mm MAX. FOR TAPED CAPACITORS
CASE
CODE
A
B
C
D
BS
D MAX.
3.6
4.9
7.5
9.1
NF
D MAX.
3.8
5.1
7.7
9.3
L MAX.
10.2
15.0
20.5
24.0
+ 10 %
Ø d - 0.05
0.5
0.5
0.6
0.6
* Pb containing terminations are not RoHS compliant, exemptions may apply
Document Number: 42073
Revision: 02-Nov-09
For technical questions, contact:
tantalum@vishay.com
www.vishay.com
54
【Requirement】A sensor for measuring the impact force between two contacting surfaces.
Sensor requirements : 1. The working environment is underwater, and the maximum working pressure is 7.0MPa. 2. The length and width of the sensor shall not exceed: 25*25mm. 3. The test surface is the ...
hc_scorpio Integrated technical exchanges
MSP430 Microcontroller C Applications: From Beginner to Expert
[font=Tahoma, Helvetica, SimSun, sans-serif]MSP430 MCU C Application from Entry to Mastery explains in detail the development method of MSP430 MCU C language, effectively helping everyone to learn 430...
Hugo801122 Microcontroller MCU
Can anyone give me a copy of Anritsu's MT8820A manual?
No matter Chinese or English, Chinese is the best. Thank you very much....
cj461 Test/Measurement
Implementation of a Super-resolution Direction Finding Algorithm for Spatial Spectrum Estimation Based on High-speed DSP Series Processors
Spatial spectrum estimation super-resolution is a spatial processing technology with superior spatial parameter (such as azimuth) estimation performance. Spatial spectrum estimation is an important br...
灞波儿奔 DSP and ARM Processors
About the simulation of the median algorithm IP core provided by Quartus
[i=s] This post was last edited by ymdynhz on 2014-5-27 15:00 [/i] Why is there no signal output after adding modelsim? All the libraries that can be added have been added. . Please help me~~...
ymdynhz FPGA/CPLD
I was confused and didn't understand whether the 1.5K USB external pull-up resistor was necessary.
I only use STM32F105 as USB DEVICE. Now I see that the evaluation board of 103 needs DP pull-up,but the documentation seems not to need it .Is it necessary to pull up externally when using USB soft co...
kakashilw stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1605  647  2122  1759  514  33  14  43  36  11 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号