EEWORLDEEWORLDEEWORLD

Part Number

Search

LP49-44-FREQ4-20D1GH

Description
Parallel - Fundamental Quartz Crystal, 6MHz Min, 7MHz Max, ROHS COMPLIANT PACKAGE-2
CategoryPassive components    Crystal/resonator   
File Size92KB,6 Pages
ManufacturerPletronics
Environmental Compliance  
Download Datasheet Parametric View All

LP49-44-FREQ4-20D1GH Overview

Parallel - Fundamental Quartz Crystal, 6MHz Min, 7MHz Max, ROHS COMPLIANT PACKAGE-2

LP49-44-FREQ4-20D1GH Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerPletronics
package instructionROHS COMPLIANT PACKAGE-2
Reach Compliance Codecompliant
Other featuresAT-CUT CRYSTAL; BULK
Ageing5 PPM/YEAR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level1000 µW
frequency stability0.001%
frequency tolerance20 ppm
JESD-609 codee3
load capacitance44 pF
Manufacturer's serial numberLP49
Installation featuresTHROUGH HOLE MOUNT
Maximum operating frequency7 MHz
Minimum operating frequency6 MHz
Maximum operating temperature75 °C
Minimum operating temperature-20 °C
physical sizeL10.8XB4.47XH3.56 (mm)/L0.425XB0.176XH0.14 (inch)
Series resistance100 Ω
surface mountNO
Terminal surfaceMatte Tin (Sn)
LP21 / LP24 / LP49 Series
Low Profile Crystal
February 2010
• The Pletronics’ LP49 Series is a low profile
thru-hole crystal
• Bulk packaging
• 3 MHz to 70 MHz
• HC-49/US
• AT Cut Crystal
LP21 0.082 (2.10mm) high
LP24 0.100 (2.50mm) high
LP49 0.140 (3.56mm) high
Pletronics Inc. certifies this device is in accordance with the
RoHS (2002/95/EC) and WEEE (2002/96/EC) directives.
Pletronics Inc. guarantees the device does not contain the following:
Cadmium, Hexavalent Chromium, Lead (<1000 ppm), Mercury, PBB’s, PBDE’s
Weight of the Device: 0.62 grams
Moisture Sensitivity Level: 1 As defined in J-STD-020C
Second Level Interconnect code: e1, e2 or e3
Electrical Specification:
Item
Frequency Range
Calibration Frequency Tolerance
Frequency Stability over OTR
Equivalent Series Resistance
(ESR)
Min
3
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Drive Level
Shunt Capacitance
Aging per year
Specified Temperature Range
Storage Temperature Range
(C0)
-
-
-5
-40
-55
Max
70
-
-
200
150
120
100
80
70
60
50
40
35
100
80
60
1
7
+5
+85
+125
Unit
MHz
ppm
ppm
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
mW
pF
ppm
o
o
Condition
AT cut
at +25
o
C + 3
o
C
_
see table on page 3 for
available options
LP49
LP49/LP24
LP49/LP24
LP49/LP24
LP49/LP24
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
3
rd
Overtone
Fundamental
3 MHz to 4 MHz
4 MHz to 5 MHz
5 MHz to 6 MHz
6 MHz to 7 MHz
7 MHz to 9 MHz
9 MHz to 10 MHz
10 MHz to 13 MHz
13 MHz to 15 MHz
15 MHz to 27 MHz
27 MHz to 30 MHz
27 MHz to 32 MHz
32 MHz to 50 MHz
50 MHz to 70 MHz
use 10 µW for testing
Pad to Pad capacitance
at +25
o
C + 3
o
C
_
see table on page 3 for available options
C
C
Product information is current as of publication date. The product conforms
to specifications per the terms of the Pletronics limited warranty. Production
processsing does not necessarily include testing of all parameters.
Copyright © 2010, Pletronics Inc.
FPGA_100 Days_Real-time Clock Design
FPGA_100 Days Journey_Real Time Clock Design.pdf...
zxopenljx FPGA/CPLD
The course is almost over and I want to find a place to practice and improve my skills
The course is about to end, and I want to participate in some social practice. Where can I do an internship? I usually have more time... Job type: Internship area: Beijing Industry: Computer software ...
lsx2002 Embedded System
avr atmega128, can't call the delay program I wrote
I wrote a delay subroutine, but it doesn't work when I call it in the main program. However, I can use it by directly taking the delay statement in the delay program to the main program. And when call...
whllieying Microchip MCU
Help: Verilog ODDR2 usage problem
As the title says, when using ODDR2, I get an error Pack:2530 - The dual data rate register "fifo_up/ODDR2_inst" failed to join an OLOGIC component as required. I need help...
kuaileqisi FPGA/CPLD
Newbie help
Can the SD card be directly connected to the GPIO port of the DSP, or does it require a special interface? Please advise...
blue35sky DSP and ARM Processors
Altium Designer 16.1.10 full version shared download
[hide]Link: [url=http://pan.baidu.com/s/1skTvzyt]http://pan.baidu.com/s/1skTvzyt[/url] Password: mw15[/hide] [b][size=4][color=#ff0000]If you have any questions, you can add QQ: 40084563 for communica...
小崇伟 PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2015  281  5  2804  597  41  6  1  57  13 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号