EEWORLDEEWORLDEEWORLD

Part Number

Search

PS4066AEPD

Description
SPST, 4 Func, 1 Channel, CMOS, PDIP14, 0.300 INCH, PLASTIC, DIP-14
CategoryAnalog mixed-signal IC    The signal circuit   
File Size296KB,9 Pages
ManufacturerDiodes Incorporated
Download Datasheet Parametric View All

PS4066AEPD Overview

SPST, 4 Func, 1 Channel, CMOS, PDIP14, 0.300 INCH, PLASTIC, DIP-14

PS4066AEPD Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerDiodes Incorporated
package instructionDIP, DIP14,.3
Reach Compliance Codecompliant
ECCN codeEAR99
Other featuresOPERATION WITH SINGLE 5V AND 3V ALSO POSSIBLE
Analog Integrated Circuits - Other TypesSPST
JESD-30 codeR-PDIP-T14
JESD-609 codee0
length19.175 mm
normal positionNO
Number of channels1
Number of functions4
Number of terminals14
Nominal off-state isolation58 dB
On-state resistance matching specifications0.5 Ω
Maximum on-state resistance (Ron)45 Ω
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
outputSEPARATE OUTPUT
Package body materialPLASTIC/EPOXY
encapsulated codeDIP
Encapsulate equivalent codeDIP14,.3
Package shapeRECTANGULAR
Package formIN-LINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply3/12 V
Certification statusNot Qualified
Maximum seat height5.33 mm
Maximum supply voltage (Vsup)16 V
Minimum supply voltage (Vsup)2 V
Nominal supply voltage (Vsup)12 V
surface mountNO
Maximum disconnect time75 ns
Maximum connection time100 ns
switchBREAK-BEFORE-MAKE
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width7.62 mm
FPGA clock accuracy
I want to use FPGA to generate a trigger signal with a period of 206.02ns. Is it possible to do this with a Spartan-6 FPGA? Please help me....
xiaotuxiong FPGA/CPLD
The origin of "clock" - 32768 SMD crystal oscillator
32.768KHZ is a very meaningful number. We use it every day. It brings us too many benefits. But few people pay attention to it in life. They only pay attention to the evolution of the number it brings...
18508208640 Integrated technical exchanges
EEWORLD University Hall----Altera 2014 Technology Tour- 01 Altera and SoC Technology Overview
Altera 2014 Technology Tour - 01 Altera and SoC Technology Overview : https://training.eeworld.com.cn/course/2031Altera 2014 Technology Tour- 01 Altera and SoC Technology Overview...
chenyy FPGA/CPLD
Multi-channel data acquisition and display based on CH554 development board
[align=left][font=宋体]The driver and display of LCD5110 have been introduced before. This time, we will add multi-channel data acquisition and display functions on this basis. Its hardware structure is...
jennyzhaojie MCU
The chkdsk command saved my computer again - solving the problem of write protection of computer hard disk partition
[color=#000][font=Arial]chkdsk /f M: ——M is the name of the disk partition, modify it according to the name of your own computer partition[/font][/color] This morning, the computer suddenly blue scree...
Wince.Android Embedded System
Help: When the serial port is transmitting data, if I unplug the serial port cable and then plug it back in, the subsequent transmitted data will show continuous garbled characters
The serial port of one PC continuously sends data to the serial port of another PC (continuously sending 1 at full load, 115200 baud rate, 8 bits, 1 stop bit, no parity). First, open the sending end t...
zc85377 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 954  1343  172  2071  1356  20  28  4  42  57 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号