FT6198L-25LC datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > storage> storage> FT6198L-25LC

FT6198L-25LC: DescriptionStandard SRAM, 16KX4, 25ns, CMOS, CQCC28, 0.350 X 0.550 INCH, CERAMIC, LCC-28; Categorystorage storage; File Size2MB，14 Pages; ManufacturerForce Technologies Ltd.

Download Datasheet Parametric View All

FT6198L-25LC Overview

Standard SRAM, 16KX4, 25ns, CMOS, CQCC28, 0.350 X 0.550 INCH, CERAMIC, LCC-28

FT6198L-25LC Parametric

Parameter Name	Attribute value
Maker	Force Technologies Ltd.
Parts packaging code	QLCC
package instruction	QCCN,
Contacts	28
Reach Compliance Code	unknown
ECCN code	EAR99
Maximum access time	25 ns
JESD-30 code	R-CQCC-N28
length	13.97 mm
memory density	65536 bit
Memory IC Type	STANDARD SRAM
memory width	4
Number of functions	1
Number of terminals	28
word count	16384 words
character code	16000
Operating mode	ASYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	16KX4
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	QCCN
Package shape	RECTANGULAR
Package form	CHIP CARRIER
Parallel/Serial	PARALLEL
Certification status	Not Qualified
Maximum seat height	1.9 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	NO LEAD
Terminal pitch	1.27 mm
Terminal location	QUAD
width	8.89 mm

Preview

Download Datasheet

View All

FT6198(L)

FT6198A(L)

FEATURES

Full CMOS, 6T Cell

High Speed (Equal Access and Cycle Times)

– 10/12/15/20/25 ns (Commercial)

– 12/15/20/25/35 ns (Industrial)

– 15/20/25/35/45 ns (Military)

Low Power Operation (Commercial/Military)

5V ± 10% Power Supply

Data Retention, 10

µA

Typical Current from 2.0V

FT6198L/FT6198AL

(Military)

Ultra High Speed 16K x 4

Static CMOS Ram

Output Enable & Chip Enable Control Functions

– Single Chip Enable

FT6198

– Dual Chip Enable

FT6198A

Common Inputs and Outputs

Fully TTL Compatible Inputs and Outputs

Standard Pinout (JEDEC Approved)

– 24-Pin 300 mil DIP

– 24-Pin 300 mil SOJ

– 28-Pin 350 x 550 mil LCC

DESCRIPTION

The

FT6198/L

and

FT6198A/L

are 65,536-bit ultra high-

speed static RAMs organized as 16K x 4. Each device

features an active low Output Enable control to eliminate

data bus contention. The

FT6198/L

also have an active

low Chip Enable (the

FT6198A/L

have two Chip Enables,

both active low) for easy system expansion. The CMOS

memories require no clocks or refreshing and have equal

access and cycle times. Inputs are fully TTL-compatible.

The RAMs operate from a single 5V ± 10% tolerance

power supply. Data integrity is maintained with supply

voltages down to 2.0V. Current drain is typically 10

µA

from a 2.0V supply.

Access times as fast as 12 nanoseconds are available,

permitting greatly enhanced system operating speeds.

CMOS is used to reduce power consumption to a low 715

mW active, 193 mW standby.

The

FT6198/L

and

FT6198A/L

are available in 24-pin

300 mil DIP and SOJ, and 28-pin 350 x 550 mil LCC

packages providing excellent board level densities.

FUNCTIONAL BLOCK DIAGRAM

PIN CONFIGURATIONS

FT6198A ONLY

DIP (P4, C4, D4),

SOJ (J4)

FT6198

(FT6198A)

LCC (L5)

FT6198

(FT6198A)

REV 1

1/14

2008

Recommended Resources

Combustible gas alarm circuit (1)

Pure resistive series negative feedback circuit

Latched gas and smoke alarm circuits

Level display circuit diagram

Integrated detection circuit

Voice filter circuit diagram

Welcome to attend: nRF24AP2 ultra-low power wireless network application and design seminar notice: Xuntong Technology plans to hold a 2.4GHz ultra-low power wireless network application and design seminar in Shenzhen in the near future, introducing the basics of ANT wireless networks, the principle...; nrf500 RF/Wirelessly

Hello everyone. I am now in Jilin, but I want to ask: Hello everyone. I have arrived in Jilin now. But I don’t know how to do my business now. Can anyone give me some advice on how to do it?...; tianweiming9527 Embedded System

Connection diagram of PS2 mouse and CPU: I need a connection diagram of PS2 mouse and CPU! I will submit my graduation project in two days, and my teacher insisted that I add a diagram. My thesis topic is the design of PS/2 mouse interface b...; ljh_gyy Embedded System

Unlimited Communications: [i=s]This post was last edited by paulhyde on 2014-9-15 08:58[/i] This year's national competition will probably have questions on wireless communications. Does anyone have any suggestions on how to q...; a0903030111 Electronics Design Contest

Download over 1T of high-definition movie resources, good news for electricians!: [url=http://www.400gb.com/file/27753651]Download address[/url]...; qinkaiabc Talking

【EVK-NINA-B400 Evaluation Kit】+Development Environment: Due to the adoption of openCPU architecture, the development environment of EVK-NINA-B400 evaluation kit is basically the same as the development environment of Nordic SDK.Nordic recently did a live b...; landeng1986 RF/Wirelessly

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components