EEWORLDEEWORLDEEWORLD

Part Number

Search

GVXO-55F/NAI12.6240MHZ

Description
CMOS/TTL Output Clock Oscillator, 12.624MHz Nom, MINIATURE PACKAGE-6
CategoryPassive components    oscillator   
File Size55KB,1 Pages
ManufacturerGolledge Electronics
Websitehttp://www.golledge.com/
Environmental Compliance  
Download Datasheet Parametric View All

GVXO-55F/NAI12.6240MHZ Overview

CMOS/TTL Output Clock Oscillator, 12.624MHz Nom, MINIATURE PACKAGE-6

GVXO-55F/NAI12.6240MHZ Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerGolledge Electronics
Reach Compliance Codecompliant
Other featuresTRI-STATE; ENABLE/DIASABLE FUNCTION; TAPE AND REEL
Maximum control voltage4.5 V
Minimum control voltage0.5 V
maximum descent time5 ns
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate50 ppm
frequency stability100%
linearity10%
Manufacturer's serial numberGVXO-55F
Installation featuresSURFACE MOUNT
Nominal operating frequency12.624 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
Output load10 N TTL, 15 pF
physical size7.5mm x 5.0mm x 2.1mm
longest rise time5 ns
Maximum supply voltage5.25 V
Minimum supply voltage4.75 V
Nominal supply voltage5 V
surface mountYES
maximum symmetry60/40 %
5V VCXO
Specifications
GVXO-55F
Parameters
Frequency range:
1.0 ~ 78.0MHz
Voltage control:
+2.50V ±2.0V, 10% linearity
Frequency pullability (min):
±50ppm
±100ppm
Other
Frequency stability:
5.00
(max)
Product
GVXO 55F
Option
Codes
7.50
(max)
N
S
specify
A
B
C
specify
±100ppm
±50ppm
±25ppm
Other
2.10
(max)
ACTUAL SIZE
SOLDER PAD LAYOUT
Operating temperature range:
-10 to +70°C
-40 to +85°C
Storage temperature range:
-40 to +85°C
Supply voltage (V
DD
):
+5.0V (±5%)
Supply current:
20mA max (1.0 ~ 18.0MHz)
30mA max (>18.0 ~ 36.0MHz)
40mA max (>36.0 ~ 52.0MHz)
Driving ability:
15pF CMOS
10 N-TTL
I
1.40
6
2.60
1
2.54 2.54
2.54 2.54
5
4
2.00
2.20
2
3
2.00
1
6
2
5
3
4
1.80 1.80 1.80
TOP VIEW
PAD
1
2
3
4
5
6
CONNECTION
Control voltage
Enable / disable
Ground
Output
Not connected
Supply
Logic levels:‘0’
level = 10%V
DD
max
‘1’ level = 90%V
DD
min
Output current:
‘0’ level = 16.0mA min
‘1’ level = -4.0mA min
Waveform symmetry:
40:60 max
Scale 2:1
Features
Rise / fall time:
5ns max (20% ~ 80%V
DD
)
Start up time:
10ms max
«
«
«
«
«
5.0V supply
Fundamental mode crystal up to 78.0MHz
Choice of pullability & stability
Enable / disable tristate function
Miniature SM package
Enable / disable function:
Tristate (control via pad 2)
Enable / disable time:
100ns / 100ns max
Standard.
Optional - Please specify required code(s) when ordering
Enable / Disable Function
Input (pad 2)
Open
‘1’ level
‘0’ level
32.76800
34.36800
35.32800
36.00000
38.88000
40.96000
44.73600
49.15200
51.84000
61.44000
77.76000
Output (pad 4)
Enabled
Enabled
High Impedance
Standard Frequencies
Frequencies in MHz
2.04800
3.08800
4.09600
6.14400
8.19200
10.00000
10.24000
11.52000
12.28800
12.35200
12.62400
14.31818
15.36000
16.38400
18.43200
19.44000
20.00000
20.48000
24.57600
24.70400
26.00000
28.63636
Ordering Information
Product + option codes + frequency
eg:
GVXO-55F/SB 19.440MHz
±100ppm pullability, ±50ppm stability
GVXO-55F/NC 34.3680MHz
±50ppm pullability, ±25ppm stability
Option codes must be included to specify a model
completely.
Option code X (eg GVXO-55F/X) denotes a custom spec.
Available on T&R - 2k pcs per reel.
Refer to our website for T&R and soldering details.
Other frequencies available. Please consult our sales office.
Tel:
+44 1460 256 100
01 Oct 2002
Fax:
+44 1460 256 101
E-mail:
sales@golledge.com
Web:
www.golledge.com
Problems with serial port driver HW_VTBL structure
Are the functions in the HW_VTBL structure the functions related to the hardware, that is, the functions we need to implement when writing a driver? Or where are they? typedef struct __HW_VTBL { PVOID...
ljm362430 Embedded System
How to store the data read from the Labview serial port into an array
Labview uses the serial port to read data in real time. How to store all the data in the buffer into an array?...
cxgwdr Talking about work
9. [Learning LPC1768 library functions] Clkout experiment
[i=s]This post was last edited by cxmdz on 2019-8-3 09:58[/i]LPC1768 has only one clock output pin P1.27, which can output a clock of a specified frequency. /******************************************...
cxmdz NXP MCU
Switching power supply test method
Switching power supply test method 1. Withstand voltage (HI.POT, ELECTRIC STRENGTH, DIELECTRIC VOLTAGE WITHSTAND) KV 1.1 Definition: The effective value of AC withstand between designated terminals, s...
护花使者 Test/Measurement
Analysis of 51 reset circuit
This topic seems to be very easy. However, when a friend asked me this question recently, I suddenly found that the circuit that seems to be so easy, hehe, sorry, I can't analyze it either... After a ...
辛昕 51mcu
How to configure EPCS chip using JTAG
Instead of using the AS interface, you can use the JTAG interface to configure the EPCS device. The specific steps are as follows: 1. Open the project in QuartusII, then compile and link to generate t...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 722  2460  1368  718  2726  15  50  28  55  51 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号