or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
www.latticesemi.com
1-1
Introduction_01.2
Lattice Semiconductor
Introduction
MachXO Family Data Sheet
The devices use look-up tables (LUTs) and embedded block memories traditionally associated with FPGAs for flex-
ible and efficient logic implementation. Through non-volatile technology, the devices provide the single-chip, high-
security, instant-on capabilities traditionally associated with CPLDs. Finally, advanced process technology and
careful design will provide the high pin-to-pin performance also associated with CPLDs.
The ispLEVER
®
design tools from Lattice allow complex designs to be efficiently implemented using the MachXO
family of devices. Popular logic synthesis tools provide synthesis library support for MachXO. The ispLEVER tools
use the synthesis tool output along with the constraints from its floor planning tools to place and route the design in
the MachXO device. The ispLEVER tool extracts the timing from the routing and back-annotates it into the design
for timing verification.
1-2
MachXO Family Data Sheet
Architecture
February 2007
Data Sheet
Architecture Overview
The MachXO family architecture contains an array of logic blocks surrounded by Programmable I/O (PIO). Some
devices in this family have sysCLOCK PLLs and blocks of sysMEM™ Embedded Block RAM (EBRs). Figures 2-1,
2-2, and 2-3 show the block diagrams of the various family members.
The logic blocks are arranged in a two-dimensional grid with rows and columns. The EBR blocks are arranged in a
column to the left of the logic array. The PIO cells are located at the periphery of the device, arranged into Banks.
The PIOs utilize a flexible I/O buffer referred to as a sysIO interface that supports operation with a variety of inter-
face standards. The blocks are connected with many vertical and horizontal routing channel resources. The place
and route software tool automatically allocates these routing resources.
There are two kinds of logic blocks, the Programmable Functional Unit (PFU) and the Programmable Functional
unit without RAM (PFF). The PFU contains the building blocks for logic, arithmetic, RAM, ROM, and register func-
tions. The PFF block contains building blocks for logic, arithmetic, ROM, and register functions. Both the PFU and
PFF blocks are optimized for flexibility, allowing complex designs to be implemented quickly and effectively. Logic
blocks are arranged in a two-dimensional array. Only one type of block is used per row.
In the MachXO family, the number of sysIO Banks varies by device. There are different types of I/O Buffers on dif-
ferent Banks. See the details in later sections of this document. The sysMEM EBRs are large, dedicated fast mem-
ory blocks; these blocks are found only in the larger devices. These blocks can be configured as RAM, ROM or
FIFO. FIFO support includes dedicated FIFO pointer and flag “hard” control logic to minimize LUT use.
The MachXO architecture provides up to two sysCLOCK™ Phase Locked Loop (PLL) blocks on larger devices.
These blocks are located at either end of the memory blocks. The PLLs have multiply, divide, and phase shifting
capabilities that are used to manage the frequency and phase relationships of the clocks.
Every device in the family has a JTAG Port that supports programming and configuration of the device as well as
access to the user logic. The MachXO devices are available for operation from 3.3V, 2.5V, 1.8V, and 1.2V power
supplies, providing easy integration into the overall system.
or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
www.latticesemi.com
2-1
Architecture_01.4
Lattice Semiconductor
Figure 2-1. Top View of the MachXO1200 Device
1
Architecture
MachXO Family Data Sheet
PIOs Arranged into
sysIO Banks
sysMEM Embedded
Block RAM (EBR)
Programmable
Functional Units
with RAM (PFUs)
Programmable
Functional Units
without RAM (PFFs)
sysCLOCK
PLL
JTAG Port
1. Top view of the MachXO2280 device is similar but with higher LUT count, two PLLs, and three EBR blocks.
A routing node is bound to multiple nodes. I want this routing node to send a command to these nodes. How should I send it and how should I write the destination address?...
[i=s]This post was last edited by paulhyde on 2014-9-15 09:35[/i]Some programs of my own lm3s6911, the development tool is IAR, the path is absolute path, and you need to change it yourself when openi...
Bluetooth onboard antennaThere is a Bluetooth chip manufacturer in China, which mainly targets Nordic products. Some models can even be pin-to-pin, but their Bluetooth antenna is a bit strange. RF and...
The new Chinese version is indispensable~ Come and download it~Click to view【Details】Table of ContentsONLINE SEMINAR· Simplifying Multi-channel Frequency and Phase Synchronization· ADI's Technologies ...
Most of the houses we live in now are elevator buildings, mainly because it is more convenient to go up and down the stairs! It can also make life more comfortable. It even helps to increase the ad...[Details]
EtherCAT (Ethernet for Control Automation Technology) is a real-time industrial fieldbus communication protocol based on an Ethernet-based development framework. EtherCAT is one of the fastest indu...[Details]
ISP devices, such as field programmable devices (FPGAs and CPLDs), do not require a programmer. Using programming kits provided by the device manufacturer, they employ a top-down modular design app...[Details]
In recent years, the government has increasingly supported electric vehicles, and the number of electric vehicles has increased. Observant drivers will notice that there are many more green license...[Details]
In recent years, with the application of the IEC61850 standard and the development and deployment of optoelectronic transformers, the concept of digital substations has been put into practical use ...[Details]
Introduction to the principles of speech recognition technology
Automatic speech recognition (ASR) technology aims to enable computers to understand human speech and extract the textual inform...[Details]
On August 22, according to the Ministry of Industry and Information Technology's official website, my country's first mandatory national standard for the control of hazardous substances in electric...[Details]
Tires are a very important component for cars. They are related to the driving experience of the vehicle. We are almost inseparable from cars in our daily lives. For tires, according to the role of...[Details]
Through AI connection technology supported by Qualcomm X85 5G modem and RF and Qualcomm FastConnect 7900 mobile connection system, seamless switching can be achieved between cellular net...[Details]
On August 22, the Wall Street Journal reported on the 21st local time that the new US government does not plan to acquire equity in semiconductor wafer foundry giant TSMC and Micron, one of the thr...[Details]
We often hear about the precautions for using pure electric vehicles in winter, and many owners even develop relevant strategies, such as adopting a "charge as you go" principle for their vehicles,...[Details]
There are more and more electric vehicles. Recently, I have heard some news about electric vehicles performing poorly in winter. I would like to briefly introduce whether heat pump technology is mo...[Details]
Electric vehicles are composed of three main components: electric motors, electric motors, and electric vehicles. Maintenance is much simpler than for gasoline-powered vehicles. Maintenance for ele...[Details]
Common Mode Semiconductor has officially launched the GM6503 series—a 5 V, 3 A synchronous step-down DC/DC power module designed for optical communications, servers, industrial applications, and FP...[Details]
AI distributed rendering architecture improves mobile phone rendering capabilities, and game performance tests can check frame generation indicators in real time
Shanghai, China, Aug...[Details]