STKHCA-34.368 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> STKHCA-34.368

STKHCA-34.368: DescriptionCMOS/TTL Output Clock Oscillator, 1.024MHz Min, 65.54MHz Max, 34.368MHz Nom; CategoryPassive components oscillator; File Size159KB，6 Pages; ManufacturerVectron International, Inc.; Websitehttp://www.vectron.com/; Environmental Compliance

Download Datasheet Parametric View All

STKHCA-34.368 Overview

CMOS/TTL Output Clock Oscillator, 1.024MHz Min, 65.54MHz Max, 34.368MHz Nom

STKHCA-34.368 Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Vectron International, Inc.
package instruction	DIP6,.3
Reach Compliance Code	compliant
Maximum control voltage	3 V
Minimum control voltage	0.3 V
maximum descent time	5 ns
Frequency Adjustment - Mechanical	NO
Frequency offset/pull rate	100 ppm
frequency stability	100%
JESD-609 code	e4
linearity	10%
Manufacturer's serial number	S
Installation features	THROUGH HOLE MOUNT
Number of terminals	6
Maximum operating frequency	65.54 MHz
Minimum operating frequency	1.024 MHz
Nominal operating frequency	34.368 MHz
Maximum operating temperature	70 °C
Minimum operating temperature
Oscillator type	CMOS/TTL
Output load	5 TTL
Package body material	METAL
Encapsulate equivalent code	DIP6,.3
physical size	8.51mm x 7.87mm x 3.3mm
power supply	3.3 V
Certification status	Not Qualified
longest rise time	5 ns
Maximum slew rate	19 mA
Nominal supply voltage	3.3 V
surface mount	NO
maximum symmetry	45/55 %
Terminal surface	Gold/Nickel (Au/Ni)

Preview

Download Datasheet

View All

S-Type

Voltage Controlled Crystal Oscillator

Features

•

Output Frequencies to 65.536MHz

•

5 or 3.3 Vdc operation

•

Tri-State Output

•

Low jitter < 6pS rms (for freq >12MHz)

•

VCXO with CMOS outputs

•

0/70 or –40/85

°C

temperature range

•

Hermetically sealed ceramic SMD package

The S-Type Voltage Controlled Crystal

Oscillator

Applications

Output

Buffer /

Tri State

•

SONET/SDH

•

xDSL

•

Digital Video

•

Low jitter PLL’s

ESD Diodes

Description

Input

Buffer

Block Diagram

Figure 1

The VI S-Type Voltage Controlled Crystal

Oscillator (VCXO) is a quartz stabilized square

wave generator with a CMOS output and is

tested at CMOS (3.3 and 5V operation) and TTL

(5 V operation) logic levels. Devices are tested

for absolute pull range (APR) and start-up over

the operating temperature range which insures

the performance and reliability.

Vectron International 166 Glover Avenue, Norwalk CT 06856-5160

Tel:1-88-VECTRON-1

e-mail: vectron@vectron.com

S-Type Voltage Controlled Crystal Oscillator

Qualification Conformance

The S-Type has undergone the following Mil-Std qualification.

Table 3. Environmental Compliance

Parameter

Mechanical Shock

Mechanical Vibration

Solderability

Gross and Fine Leak

Resistance to Solvents

Conditions

MIL-STD-883C 2002.3, TEST B

MIL-STD-883C 2007.1, TEST C

MIL-STD-883C 2003.5

MIL-STD-883C 1014.7, 100% Tested

MIL-STD-883C 2016

Handling Precautions

Although ESD protection circuitrry has been designed into the the S-Type, proper precautions should be

taken when handling and mounting. VI employs a human body model and a charged-device model (CDM)

for ESD susceptibility testing and design protection evaluation. ESD thresholds are dependent on the

circuit parameters used to define the model. Although no industry wide standard has been adopted for the

CDM, a standard HBM of resistance=1.5Kohms and capacitance = 100pF is widely used and Therefore

can be used for comparison purposes.

Table 4. ESD Ratings

Model

Human Body Model

Charged Device Model

Minimum

1500 V (Mil-STD-883D, Method 3015, Class 1)

1500 V

Absolute Pull Range (APR) Specification

The frequency deviation of the S-Type VCXO is specified in terms of Absolute Pull Range (APR). APR

provides the user with a guaranteed specification for minimum available frequency deviation over all

operating conditions. Operating conditions include operating temperature range, power supply variation,

differences in output loading and changes due to aging.

An S-Type VCXO with an APR of +/-50 ppm will track a +/-50 ppm reference source over all

operating conditions. The same device will typically demonstrate a Total Pull capability of 150 to

350 ppm.

Absolute Pull Range (APR) is specified by the fourth character of the product code in Table 6.

Please see Vectron’s web site,

www.vectron.com,

for the APR Application Note.

Oscillator Aging

Quartz stabilized oscillators typically exhibit a small shift in output frequency during aging. The major

factors which lead to this shift are changes in the mechanical stress on the crystal and mass-loading of

foreign material on the crystal.

As the oscillator ages, relaxation of the crystal mounting stress or transfer of environmental stress through

the package to the crystal mounting arrangement can lead to frequency variations. VI has minimized these

two effects through the use of a miniature AT-Cut strip resonator crystal which allows a superior mounting

arrangement and results in minimal relaxation and almost negligible environmental stress transfer.

Vectron International

•

166 Glover Avenue, Norwalk, CT 06856

•

Tel: 1-88-VECTRON-1• http://www.vectron.com

Recommended Resources

Battery charge controller ADP3810/3811 circuit

Touch alarm electronic door lock circuit

KPY silicon piezoresistive relative pressure sensor circuit

flame out alarm circuit

555 charge and discharge time independently adjustable oscillator circuit

Symmetrical voltage stabilizing circuit

sprintf() function usage, error experience. STM32 debugging experience: The code is in STM32. For example, the following code: Use the springf function, which formats the last two parameters into characters first, and then merges them with the second string. What if the l...; 2638823746 stm32/stm8

CLKOUT Output: I would like to ask an expert, how does 1114's CLKOUT output the clock? I set the IO to CLKOUT output, but CLKOUT has no output. I don't know why. Thank you....; wujianwei3980 NXP MCU

Purgatory Legend-A battle of layered design: [i=s]This post was last edited by Brother Meng Yi on 2015-7-6 10:12[/i] [align=left]In this section, we use different ways of driving the running lights to reflect an important idea in FPGA - hierarch...; 梦翼师兄 FPGA/CPLD

Foreign telecom companies test the waters of China's 3G: Foreign telecom companies test the waters of China's 3G 2006-7-18Since WTO Director-General Michael Moore announced on November 20, 2001 that the Chinese government would officially become a member of...; hkn RF/Wirelessly

I laughed so hard that my stomach hurt: One day, the girl was driving and saw a girl driving a Benz convertible alone. At this time, she saw her right turn light flashing. Later, she saw her holding out her left hand with her palm facing ba...; 巨大金牛 Talking

Analysis of RC Resistor-Capacitor Absorption Circuit: [font=微软雅黑][size=3][color=#333333]【Ask if you don't understand】[/color] [color=#333333]As shown in the figure, the output of the power amplifier chip forms an analog audio signal (approximately a sine...; shaorc Analog electronics

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components