EEWORLDEEWORLDEEWORLD

Part Number

Search

U74HC374L-P20-T

Description
OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
File Size230KB,6 Pages
ManufacturerUNISONIC TECHNOLOGIES CO.,LTD
Websitehttp://www.unisonic.com.tw/
Download Datasheet Compare View All

U74HC374L-P20-T Overview

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

UNISONIC TECHNOLOGIES CO., LTD
U74AHC374
OCTAL EDGE-TRIGGERED
D-TYPE FLIP-FLOPS WITH
3-STATE OUTPUTS
DESCRIPTION
The
U74AHC374
is a octal edge-triggered D-type flip-flops with
3-state outputs and it has 8 channels.
When the
OE
input is low, on the positive transition of the clock
(CLK) input, the Q outputs are set to the logic levels of the data (D)
inputs.
When the
OE
input is high, the outputs are in the
high-impedance.
To ensure the high-impedance state during power up or power
down,
OE
should be tied to V
CC
through a pull-up resistor; the
minimum value of the resistor is determined by the current-sinking
capability of the driver.
CMOS IC
TSSOP-20
FEATURES
* Operate from 2V to 5.5V
* Max t
PD
of 12.7ns at V
CC
=3.3V, C
L
=15pF
* Max I
CC
of 4uA
* Typ V
OL
< 0.36V at V
CC
=4.5V,I
O
=8mA,T
A
=25°C
* Typ V
OH
> 3.94V at V
CC
=4.5V,I
O
=-8mA, T
A
=25°C
ORDERING INFORMATION
Ordering Number
Lead Free
Halogen Free
U74HC374L-P20-R
U74HC374G-P20-R
U74HC374L-P20-T
U74HC374G-P20-T
Package
TSSOP-20
TSSOP-20
Packing
Tape Reel
Tube
www.unisonic.com.tw
Copyright © 2011 Unisonic Technologies Co., Ltd
1 of 6
QW-R502-647.A

U74HC374L-P20-T Related Products

U74HC374L-P20-T U74AHC374 U74HC374G-P20-R U74HC374G-P20-T U74HC374L-P20-R
Description OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
About the problem of latch in synthesis
During synthesis, I found that a latch was synthesized into the state machine. This is because there is a sentence A_state=A_state in the always block of the combinational logic in the FSM, but the de...
eeleader FPGA/CPLD
allegro16.6 command automatic switching
When using Allegro16.6, it is in idle state. After selecting a component or signal line, it will automatically switch to Move or add connect, slide and other commands. Why is this? It feels very incon...
一战到底 PCB Design
FPGA/CPLD digital circuit design experience sharing
Abstract: In the design of digital circuits, timing design is a major indicator of system performance. In high-level design methods, the abstraction of timing control is also increased accordingly, so...
frozenviolet Automotive Electronics
Please recommend FPGA chips
1. Requirements:Core and IO voltage are both 3.3V; or core voltage is 2.5VQFP package, available IO more than 100PIN...
eeleader FPGA/CPLD
Flash cannot be written
There are so many problems. After solving one problem, another one pops up. Now the data received by the serial port cannot be written to the flash. Even if the flash is written directly through the P...
flybaby Embedded System
Commonly used NEC microcontroller Chinese information~~
[i=s]This post was last edited by paulhyde on 2014-9-15 09:01[/i] NEC MCU is not widely used in some fields, so there is not much information on the Internet, and Chinese information is even rarer. Ho...
fish001 Electronics Design Contest

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1583  1308  752  427  2535  32  27  16  9  52 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号