EEWORLDEEWORLDEEWORLD

Part Number

Search

MT28F322D18FH-104TET

Description
Flash, 2MX16, 100ns, PBGA58, FBGA-58
Categorystorage    storage   
File Size592KB,48 Pages
ManufacturerMicron Technology
Websitehttp://www.mdtic.com.tw/
Download Datasheet Parametric View All

MT28F322D18FH-104TET Overview

Flash, 2MX16, 100ns, PBGA58, FBGA-58

MT28F322D18FH-104TET Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerMicron Technology
Parts packaging codeBGA
package instructionFBGA-58
Contacts58
Reach Compliance Codenot_compliant
ECCN code3A991.B.1.A
Maximum access time100 ns
startup blockTOP
command user interfaceYES
Universal Flash InterfaceYES
Data pollingNO
JESD-30 codeR-PBGA-B58
JESD-609 codee0
length12 mm
memory density33554432 bit
Memory IC TypeFLASH
memory width16
Number of functions1
Number of departments/size8,63
Number of terminals58
word count2097152 words
character code2000000
Operating modeASYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize2MX16
Package body materialPLASTIC/EPOXY
encapsulated codeTFBGA
Encapsulate equivalent codeBGA58,8X13,30
Package shapeRECTANGULAR
Package formGRID ARRAY, THIN PROFILE, FINE PITCH
page size4 words
Parallel/SerialPARALLEL
power supply1.8 V
Programming voltage1.8 V
Certification statusNot Qualified
Maximum seat height1.2 mm
Department size8K,64K
Maximum standby current0.000001 A
Maximum slew rate0.08 mA
Maximum supply voltage (Vsup)1.95 V
Minimum supply voltage (Vsup)1.65 V
Nominal supply voltage (Vsup)1.8 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formBALL
Terminal pitch0.75 mm
Terminal locationBOTTOM
switch bitNO
typeNOR TYPE
width7 mm

MT28F322D18FH-104TET Preview

ADVANCE‡
2 MEG x 16
ASYNC/PAGE/BURST FLASH MEMORY
FLASH MEMORY
MT28F322D18FH
Low Voltage, Extended Temperature
FEATURES
• Flexible dual-bank architecture
– Support for true concurrent operation with zero
latency
– Read bank
a
during program bank
b
and vice versa
– Read bank
a
during erase bank
b
and vice versa
• Basic configuration:
Seventy-one erasable blocks
– Bank
a
(8Mb for data storage)
– Bank
b
(24Mb for program storage)
• V
CC
, V
CC
Q, V
PP
voltages*
– 1.65V (MIN), 1.95V (MAX) V
CC
, V
CC
Q or
– 1.80V (MIN), 2.20V (MAX) V
CC
, V
CC
Q
– 1.8V (TYP) V
PP
(in-system PROGRAM/ERASE)
– 12V ±5% (HV) V
PP
tolerant (factory programming
compatibility)
• Random access time: 100ns/110ns @ 1.80V V
CC
*
• Burst Mode read access
– MAX clock rate: 40 MHz (
t
CLK = 25ns)
– Burst latency: 100ns @ 1.80V V
CC
and 40 MHz
t
ACLK: 24ns @ 1.80V V
CC
and 40 MHz
• Page Mode read access*
– Eight-word page
– Interpage read access: 100ns/110ns @ 1.65V
– Intrapage read access: 35ns/45ns @ 1.65V
• Low power consumption (V
CC
= 1.95V)
– READ < 15mA (MAX)
– Standby < 50µA
– Automatic power saving feature (APS)
• Enhanced write and erase suspend options
– ERASE-SUSPEND-to-READ within same bank
– PROGRAM-SUSPEND-to-READ within same bank
– ERASE-SUSPEND-to-PROGRAM within same bank
• Dual 64-bit chip protection registers for security
purposes
• Cross-compatible command support
– Extended command set
– Common flash interface
• PROGRAM/ERASE cycle
– 100,000 WRITE/ERASE cycles per block
* These specifications are guarantied for operations within
either one of two voltage ranges, 1.65V–1.95 or 1.80–2.20V.
Use only one of the voltage ranges for PROGRAM and ERASE
operations.
BALL ASSIGNMENT
58-Ball FBGA
1
A
B
C
D
E
F
G
A11
2
A8
3
V
SS
4
V
CC
5
V
PP
6
A18
7
A6
8
A4
A12
A9
A20
CLK
RST#
A17
A5
A3
A13
A10
ADV#
WE#
A19
A7
A2
A15
A14
WAIT#
A16
DQ12
WP#
A1
V
CC
Q
DQ15
DQ6
DQ4
DQ2
DQ1
CE#
A0
V
SS
DQ14
DQ13
DQ11
DQ10
DQ9
DQ0
OE#
DQ7
V
SS
Q
DQ5
V
CC
DQ3
V
CC
Q
DQ8
V
SS
Q
Top View
(Ball Down)
NOTE:
See page 7 for Ball Description Table.
See page 47 for mechanical drawing.
OPTIONS
• Timing
100ns access
110ns access
• Frequency
40 MHz
30 MHz
No burst operation
• Boot Block Starting Address
Top (FFFFFh)
Bottom (00000h)
• Package
58-ball FBGA (8 x 7 ball grid)
• Operating Temperature Range
Extended (-40ºC to +85ºC)
Part Number Example:
MARKING
-10
-11
4
3
None
T
B
FH
ET
MT28F322D18FH-104
2 Meg x 16 Async/Page/Burst Flash Memory
MT28F322D18FH_5.p65 – Rev. 5, Pub. 4/01
1
©2001, Micron Technology, Inc.
‡ PRODUCTS AND SPECIFICATIONS DISCUSSED HEREIN ARE FOR EVALUATION AND REFERENCE PURPOSES ONLY AND
ARE SUBJECT TO CHANGE BY MICRON WITHOUT NOTICE. PRODUCTS ARE ONLY WARRANTED BY MICRON TO MEET
MICRON’S PRODUCTION DATA SHEET SPECIFICATIONS.
ADVANCE
2 MEG x 16
ASYNC/PAGE/BURST FLASH MEMORY
GENERAL DESCRIPTION
The MT28F322D18 is a high-performance, high-
density, nonvolatile memory solution that can
significantly improve system performance. This new ar-
chitecture features a two-memory-bank configuration
that supports dual-bank operation with no latency.
A high-performance bus interface allows a fast burst
or page mode data transfer; a conventional asynchro-
nous bus interface is provided as well.
The MT28F322D18 allows soft protection for blocks,
as read-only, by configuring soft protection registers with
dedicated command sequences. For security purposes,
two 64-bit chip protection registers are provided.
The embedded WORD WRITE and BLOCK ERASE
functions are fully automated by an on-chip write state
machine (WSM). Two on-chip status registers, one for
each of the two memory partitions, can be used to moni-
tor the WSM status and to determine the progress of the
program/erase task.
The erase/program suspend functionality allows
compatibility with existing EEPROM emulation software
packages.
The device is manufactured using 0.22mm process
technology.
Please refer to the Micron Web site (www.micron.com/
flash)
for the latest data sheet.
ARCHITECTURE AND MEMORY
ORGANIZATION
The MT28F322D18 Flash device contains two sepa-
rate banks of memory (bank
a
and bank
b)
for simulta-
neous READ and WRITE operations and is available in
the following bank segmentation configuration:
• Bank
a
is one-fourth of the memory containing
8 x 4K-word parameter blocks, while the remainder
of bank
a
is split into 15 x 32K-word blocks.
• Bank
b
represents three-fourths of the memory, is
equally sectored, and contains 48 x 32K-word blocks.
Figures 2 and 3 show the bottom and top memory
organizations.
DEVICE MARKING
Due to the size of the package, Micron’s standard part
number is not printed on the top of each device. Instead,
an abbreviated device mark comprised of a five-digit
alphanumeric code is used. The abbreviated device marks
are cross referenced to the Micron part numbers in
Table 1.
Table 1
Cross Reference for Abbreviated Device Marks
PART NUMBER
MT28F322D18FH-104 TET
MT28F322D18FH-104 BET
MT28F322D18FH-11 TET
MT28F322D18FH-11 BET
PRODUCT
MARKING
FW536
FW535
FW537
FW538
SAMPLE
MARKING
FX536
FX535
FX537
FX538
MECHANICAL
SAMPLE MARKING
FY536
FY535
FY537
FY538
2 Meg x 16 Async/Page/Burst Flash Memory
MT28F322D18FH_5.p65 – Rev. 5, Pub. 4/01
2
Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2001, Micron Technology, Inc.
ADVANCE
2 MEG x 16
ASYNC/PAGE/BURST FLASH MEMORY
PART NUMBERING INFORMATION
Micron’s low-power devices are available with sev-
eral different combinations of features (see Figure 1).
Valid combinations of features and their corresponding
part numbers are listed in Table 2.
Figure 1
Part Number Chart
MT 28F 322 D18 FH-10 4 B ET
Micron Technology
Flash Family
28F = Dual-Supply Flash
Operating Temperature Range
ET = Extended (-40ºC to +85ºC)
Boot Block Starting Address
B = Bottom boot
T = Top boot
Density/Organization/Banks
322 = 32Mb (2,048K x 16)
bank
a
= 1/4; bank
b
= 3/4
Burst Mode Frequency
3 = 30 MHz
4 = 40 MHz
Read Mode Operation
D = Asynchronous/Page/Burst Read
Access Time
-10 = 100ns
-11 = 110ns
Operating Voltage Range
18 = 1.65V–1.95V or 1.80V–2.20V
Package Code
FH = 58-ball FBGA (8 x 7 grid)
Table 2
Valid Part Number Combinations
ACCESS
TIME (ns)
100
100
100
100
110
110
BOOT BLOCK
STARTING
ADDRESS
Bottom
Top
Bottom
Top
Bottom
Top
BURST
FREQUENCY
(MHz)
40
40
none
none
none
none
OPERATING
TEMPERATURE
RANGE
-40
o
C to +85
o
C
-40
o
C to +85
o
C
-40
o
C to +85
o
C
-40
o
C to +85
o
C
-40
o
C to +85
o
C
-40
o
C to +85
o
C
PART NUMBER
MT28F322D18FH-104 BET
MT28F322D18FH-104 TET
MT28F322D18FH-10 BET
MT28F322D18FH-10 TET
MT28F322D18FH-11 BET
MT28F322D18FH-11 TET
2 Meg x 16 Async/Page/Burst Flash Memory
MT28F322D18FH_5.p65 – Rev. 5, Pub. 4/01
3
Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2001, Micron Technology, Inc.
ADVANCE
2 MEG x 16
ASYNC/PAGE/BURST FLASH MEMORY
FUNCTIONAL BLOCK DIAGRAM
PR Lock
PR Lock
Query
Query/OTP
OTP
DQ0–DQ15
X DEC
Data Input
Buffer
Data
Register
RST#
CE#
WE#
OE#
Y/Z DEC
Bank 1 Blocks
Y/Z Gating/Sensing
Manufacturer’s ID
Device ID
Block Lock
RCR
ID Reg.
CSM
Status
Reg.
WSM
Program/
Erase
Pump Voltage
Generators
Output
Multiplexer
DQ0–DQ15
I/O Logic
Output
Buffer
A0–A20
Address
Input
Buffer
Address
CNT WSM
WAIT#
Address
Multiplexer
Y/Z DEC
X DEC
Y/Z Gating/Sensing
Bank 2 Blocks
ADV#
Address Latch
CLK
BSM
2 Meg x 16 Async/Page/Burst Flash Memory
MT28F322D18FH_5.p65 – Rev. 5, Pub. 4/01
4
Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2001, Micron Technology, Inc.
ADVANCE
2 MEG x 16
ASYNC/PAGE/BURST FLASH MEMORY
Figure 2
Bottom Boot Block Device
Block
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
Bank
b
= 24Mb
Block Size
(K-bytes/K-words)
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
Address Range
(x16)
1F8000h-1FFFFFh
1F0000h-1F7FFFh
1E8000h-1EFFFFh
1E0000h-1E7FFFh
1D8000h-1DFFFFh
1D0000h-1D7FFFh
1C8000h-1CFFFFh
1C0000h-1C7FFFh
1B8000h-1BFFFFh
1B0000h-1B7FFFh
1A8000h-1AFFFFh
1A0000h-1A7FFFh
198000h-19FFFFh
190000h-197FFFh
188000h-18FFFFh
180000h-187FFFh
178000h-17FFFFh
170000h-177FFFh
168000h-16FFFFh
160000h-167FFFh
158000h-15FFFFh
150000h-157FFFh
148000h-14FFFFh
140000h-147FFFh
138000h-13FFFFh
130000h-137FFFh
128000h-12FFFFh
120000h-127FFFh
118000h-11FFFFh
110000h-117FFFh
108000h-10FFFFh
100000h-107FFFh
0F8000h-0FFFFFh
0F0000h-0F7FFFh
0E8000h-0EFFFFh
0E0000h-0E7FFFh
0D8000h-0DFFFFh
0D0000h-0D7FFFh
0C8000h-0CFFFFh
0C0000h-0C7FFFh
0B8000h-0BFFFFh
0B0000h-0B7FFFh
0A8000h-0AFFFFh
0A0000h-0A7FFFh
098000h-097FFFh
090000h-097FFFh
088000h-087FFFh
080000h-087FFFh
Block
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Bank
a
= 8Mb
Block Size
(K-bytes/K-words)
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
64/32
8/4
8/4
8/4
8/4
8/4
8/4
8/4
8/4
Address Range
(x16)
078000h-07FFFFh
070000h-077FFFh
068000h-067FFFh
060000h-067FFFh
058000h-05FFFFh
050000h-057FFFh
048000h-04FFFFh
040000h-047FFFh
038000h-03FFFFh
030000h-037FFFh
028000h-02FFFFh
020000h-027FFFh
018000h-01FFFFh
010000h-017FFFh
008000h-00FFFFh
007000h-007FFFh
006000h-006FFFh
005000h-005FFFh
004000h-004FFFh
003000h-003FFFh
002000h-002FFFh
001000h-001FFFh
000000h-000FFFh
2 Meg x 16 Async/Page/Burst Flash Memory
MT28F322D18FH_5.p65 – Rev. 5, Pub. 4/01
5
Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2001, Micron Technology, Inc.
Restoring the screen saver is extremely slow?
[size=24px][b][size=16px]When the screen saver time exceeds 3 to 4 minutes, it takes a long time to restore the screen saver. Do I have to wait for a long time before I can enter the password to log i...
eleclike Embedded System
S3C2440 power management main problems and their solutions
Recently, due to project needs, I have to do power management on 2440. I have never done it before, so many problems have arisen. The main problems that occurred in the process and their solutions are...
sblpp ARM Technology
ISP Programming Problems
I am programming the at89s51 series microcontroller in the system. I don't know why I can't program even a single byte. Can anyone tell me what might be wrong? The programming sequence is based on the...
qiusj Embedded System
Chapter 2 UNIX Standardization and Implementation
Chapter 2 UNIX Standardization and Implementation...
謃塰 Linux and Android
A program that automatically changes the PWM wave duty cycle from 0.1% to 100% has gone wrong! !
I want to use 123G LaunchPad to make a breathing light, and I found a program (downloaded from the community) that can adjust the duty cycle of the PWM wave from 0.1% to 100%. However, after debugging...
深蓝漓落 Microcontroller MCU
Simple enable problem in FPGA strange phenomenon, with pictures, please advise
As shown in the figure, I want to make an enable control, count when enabled, and not count when not enabled. The program and online are as shown in the figure, but the online figure is different from...
littlestone08 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1609  412  2053  1658  834  33  9  42  34  17 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号