EEWORLDEEWORLDEEWORLD

Part Number

Search

P4C187L-35PM

Description
Standard SRAM, 64KX1, 35ns, CMOS, PDIP22, 0.300 INCH, PLASTIC, DIP-22
Categorystorage    storage   
File Size978KB,12 Pages
ManufacturerPyramid Semiconductor Corporation
Websitehttp://www.pyramidsemiconductor.com/
Download Datasheet Parametric View All

P4C187L-35PM Overview

Standard SRAM, 64KX1, 35ns, CMOS, PDIP22, 0.300 INCH, PLASTIC, DIP-22

P4C187L-35PM Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerPyramid Semiconductor Corporation
Parts packaging codeDIP
package instruction0.300 INCH, PLASTIC, DIP-22
Contacts22
Reach Compliance Codecompliant
ECCN code3A001.A.2.C
Maximum access time35 ns
JESD-30 codeR-PDIP-T22
JESD-609 codee0
length29.337 mm
memory density65536 bit
Memory IC TypeSTANDARD SRAM
memory width1
Number of functions1
Number of terminals22
word count65536 words
character code64000
Operating modeASYNCHRONOUS
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
organize64KX1
Package body materialPLASTIC/EPOXY
encapsulated codeDIP
Package shapeRECTANGULAR
Package formIN-LINE
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Certification statusNot Qualified
Maximum seat height5.334 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelMILITARY
Terminal surfaceTIN LEAD
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width7.62 mm
P4C187/P4C187L
ULTRA HIGH SPEED 64K x 1
STATIC CMOS RAMS
FEATURES
Full CMOS, 6T Cell
High Speed (Equal Access and Cycle Times)
– 10/12/15/20/25/35/45 ns (Commercial)
– 12/15/20/25/35 /45 ns (Industrial)
– 15/20/25/35/45/55/70/85 ns (Military)
Low Power Operation
Single 5V±10% Power Supply
Data Retention with 2.0V Supply (P4C187L)
Separate Data I/O
Three-State Output
TTL Compatible Output
Fully TTL Compatible Inputs
Standard Pinout (JEDEC Approved)
– 22-Pin 300 mil DIP
– 24-Pin 300 mil SOJ
– 22-Pin 290x490 mil LCC
– 28-Pin 350x550 mil LCC
DESCRIPTIOn
The P4C187/P4C187L are 65, 536-bit ultra high speed static
RAMs organized as 64K x 1. The CMOS memories require
no clocks or refreshing and have equal access and cycle
times. The RAMs operate from a single 5V ± 10% toler-
ance power supply. Data integrity is maintained for supply
voltages down to 2.0V for the Low Power version, typically
drawing 10µA.
Access times as fast as 10 nanoseconds are available,
greatly enhancing system speeds. CMOS reduces power
consumption to a low 743mW active, 193/83mW standby
for TTL/CMOS inputs and only 5.5 mW standby for the
P4C187L.
The P4C187/P4C187L are available in 22-pin 300 mil DIP,
24-pin 300 mil SOJ, 22-pin and 28-pin LCC packages pro-
viding excellent board level densities.
FUnCTIOnAL BLOCk DIAgRAM
PIn COnFIgURATIOnS
DIP (P3, D3, C3)
SOJ (J4)
LCC configurations at end of datasheet
Document #
SRAM111
REV D
Revised October 2013
Monthly Original Selection March 2018 (No. 2)
[size=4][color=#ff0000]Activity time[/color]: March 1 - March 31, 2018 (one issue per month, revised issue 2)[/size] [size=4][color=#0000ff]Selection scope[/color]: DIY example posts, technical knowle...
okhxyyo Suggestions & Announcements
Brother Aniu's series of stories: the five little fortunes changed jobs
Brother Niu went to the park for a walk on the day of the Dragon Head Raising on February 2. It was a beautiful spring day with a gentle breeze and a gentle breeze. There were many bald old men walkin...
jameswangsynnex Talking
How to deal with redundant input terminals of CMOS and TTL integrated gate circuits?
[size=4] CMOS and TTL integrated gate circuits often encounter such a problem in actual use, that is, there are redundant input terminals. How to correctly handle these redundant input terminals to ma...
Aguilera Analogue and Mixed Signal
Drawings for amplified sound-powered telephone
Device name: Marine acoustic telephone (amplified type) Origin: Japan Manufacturer: OKI Circuit diagram:Dedicated low-voltage voice transmission chip: PBL3726_6 [[i] This post was last edited by zcgza...
zcgzanne Industrial Control Electronics
Independent buttons
One end of the independent button is connected to the I/O port of 430, and the other end is grounded. But every time after running P1DIR &=~BIT0, if the button is not pressed, the BIT0 position in PIN...
zzbaizhi Microcontroller MCU
Has anyone worked with DDRAM? What does pre-charging mean?
I recently wanted to write a driver for DDRAM, so I looked at the datasheet, but there are some concepts that I am not very clear about. First of all, there are many instructions about charging in the...
sglhero FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2280  491  959  426  1779  46  10  20  9  36 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号