PIC16LF18323-E/SN datasheet, PDF

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> PIC16LF18323-E/SN

PIC16LF18323-E/SN: DescriptionRISC Microcontroller; CategoryThe embedded processor and controller Microcontrollers and processors; File Size6MB，471 Pages; ManufacturerMicrochip; Websitehttps://www.microchip.com

Download Datasheet Parametric View All

PIC16LF18323-E/SN Overview

RISC Microcontroller

PIC16LF18323-E/SN Parametric

Parameter Name	Attribute value
Maker	Microchip
Reach Compliance Code	compliant

PIC16LF18323-E/SN Preview

PIC16(L)F18313/18323

Full-Featured, Low Pin Count Microcontrollers with XLP

Description

PIC16(L)F18313/18323 microcontrollers feature Analog, Core Independent Peripherals and Communication

Peripherals, combined with eXtreme Low Power (XLP) for a wide range of general purpose and low-power applications.

The Peripheral Pin Select (PPS) functionality enables pin mapping when using the digital peripherals (CLC, CWG, CCP,

PWM and communications) to add flexibility to the application design.

Core Features

• C Compiler Optimized RISC Architecture

• Only 48 Instructions

• Operating Speed:

- DC – 32 MHz clock input

- 125 ns minimum instruction cycle

• Interrupt Capability

• 16-Level Deep Hardware Stack

• Up to Four 8-bit Timers

• Up to Three 16-bit Timers

• Low-Current Power-on Reset (POR)

• Power-up Timer (PWRT)

• Brown-out Reset (BOR)

• Low-Power BOR (LPBOR) Option

• Extended Watchdog Timer (WDT) with Dedicated

On-Chip Oscillator for Reliable Operation

• Programmable Code Protection

Power-Saving Functionality

• Idle mode: ability to put the CPU core to Sleep

while internal peripherals continue operating from

the system clock

• Doze mode: ability to run the CPU core slower

than the system clock used by the internal periph-

erals

• Sleep mode: Lowest Power Consumption

• Peripheral Module Disable (PMD): peripheral

power disable hardware module to minimize

power consumption of unused peripherals

Digital Peripherals

• Configurable Logic Cell (CLC):

- Two CLCs

- Integrated combinational and sequential logic

• Complementary Waveform Generator (CWG):

- Rising and falling edge dead-band control

- Full-bridge, half-bridge, 1-channel drive

- Multiple signal sources

• Capture/Compare/PWM (CCP) modules:

- Two CCPs

- 16-bit resolution for Capture/Compare modes

- 10-bit resolution for PWM mode

• Pulse-Width Modulators (PWM)

- Two 10-bit PWMs

• Numerically Controlled Oscillator (NCO):

- Precision linear frequency generator (@50%

duty cycle) with 0.0001% step size of source

input clock

- Input Clock: 0 Hz < F

NCO

< 32 MHz

- Resolution: F

NCO

• Serial Communications:

- EUSART

- RS-232, RS-485, LIN compatible

- Auto-Baud Detect, auto-wake-up on start

- Master Synchronous Serial Port (MSSP)

- SPI

- I

C, SMBus, PMBus™ compatible

• Data Signal Modulator (DSM):

- Modulates a carrier signal with digital data to

create custom carrier synchronized output

waveforms

Memory

•

3.5 Kbytes Program Flash Memory

256B Data SRAM Memory

256B of EEPROM

Direct, Indirect and Relative Addressing Modes

Operating Characteristics

• Operating Voltage Range:

- 1.8V to 3.6V (PIC16LF18313/18323)

- 2.3V to 5.5V (PIC16F18313/18323)

• Temperature Range:

- Industrial: -40°C to 85°C

- Extended: -40°C to 125°C

eXtreme Low-Power (XLP) Features

•

Sleep mode: 40 nA @ 1.8V, typical

Watchdog Timer: 250 nA @ 1.8V, typical

Secondary Oscillator: 300 nA @ 32 kHz

Operating Current:

- 8

A

@ 32 kHz, 1.8V, typical

- 37

A/MHz

@ 1.8V, typical



2015-2019 Microchip Technology Inc.

DS40001799F-page 1

PIC16(L)F18313/18323

• Up to 12 I/O Pins:

- Individually programmable pull-ups

- Slew rate control

- Interrupt-on-change with edge-select

- Input level selection control (ST or TTL)

- Digital open-drain enable

• Peripheral Pin Select (PPS):

- I/O pin remapping of digital peripherals

• Timer modules:

- Timer0:

- 8/16-bit timer/counter

- Synchronous or asynchronous operation

- Programmable prescaler/postscaler

- Time base for capture/compare function

- Timer1 with gate control:

- 16-bit timer/counter

- Programmable internal or external clock

sources

- Multiple gate sources

- Multiple gate modes

- Time base for capture/compare function

- Timer2:

- 8-bit timers

- Programmable prescaler/postscaler

- Time base for PWM function

Flexible Oscillator Structure

• High-Precision Internal Oscillator:

- Software-selectable frequency range up to 32

MHz

- ±2% at nominal 4 MHz calibration point

• 4x PLL with External Sources

• Low-Power Internal 31 kHz Oscillator

(LFINTOSC)

• External Low-Power 32 kHz Crystal Oscillator

(SOSC)

• External Oscillator Block with:

- Three Crystal/Resonator modes up to

20 MHz

- Three External Clock modes up to 32 MHz

- Fail-Safe Clock Monitor

- Detects clock source failure

- Oscillator Start-up Timer (OST)

- Ensures stability of crystal oscillator

sources

Analog Peripherals

• 10-bit Analog-to-Digital Converter (ADC):

- Up to 11 external channels

- Conversion available during Sleep

• Comparator:

- Up to two comparators

- Fixed Voltage Reference at non-inverting

input(s)

- Comparator outputs externally accessible

• 5-bit Digital-to-Analog Converter (DAC):

- 5-bit resolution, rail-to-rail

- Positive Reference Selection

- Unbuffered I/O pin output

- Internal connections to ADCs and

comparators

• Voltage Reference:

- Fixed Voltage Reference with 1.024V, 2.048V

and 4.096V output levels



2015-2019 Microchip Technology Inc.

DS40001799F-page 2

PIC16(L)F18313/18323

PIC16(L)F183XX Family Types

Program Flash

Memory (Kbytes)

Data Sheet Index

Program Flash

Memory (Words)

10-bit ADC (ch)

Idle and Doze

Data Memory

(bytes)

High-Speed/

Comparators

10-bit PWM

Data SRAM

(bytes)

Clock Ref

5-bit DAC

Timers

(8/16-bit)

EUSART

Debug

(1)

C/SPI

I/Os

(2)

CWG

NCO

Device

PIC16(L)F18313

PIC16(L)F18323

PIC16(L)F18324

PIC16(L)F18325

PIC16(L)F18344

PIC16(L)F18345

Note

(1)

(2)

(3)

(2)

(3)

2048

4096

8192

4096

8192

3.5

256

512

2/1

4/3

1/1

2/2

1/1

2/2

12 11

1024 12 11

2048 12 15

512

18 17

1024 18 17

2048 18 21

PIC16(L)F18326

(4)

16384

PIC16(L)F18346

(4)

16384

Debugging Methods: (I) – Integrated on Chip;

One pin is input-only.

Data Sheet Index:

(Unshaded devices are described in this document.)

DS40001799

PIC16(L)F18313/18323 Data Sheet, Full-Featured, Low Pin Count Microcontrollers with XLP

DS40001800

PIC16(L)F18324/18344 Data Sheet, Full Featured, Low Pin Count Microcontrollers with XLP

DS40001795

PIC16(L)F18325/18345 Data Sheet, Full Featured, Low Pin Count Microcontrollers with XLP

DS40001839

PIC16(L)F18326/18346 Data Sheet, Full Featured, Low Pin Count Microcontrollers with XLP

Note:

For other small form-factor package availability and marking information, please visit

http://www.microchip.com/packaging

or contact your local sales office.



2015-2019 Microchip Technology Inc.

DS40001799F-page 3

PMD

DSM

CCP

CLC

PPS

XLP

PIC16(L)F18313/18323

Pin Diagrams

FIGURE 1:

8-PIN PDIP, SOIC, UDFN

RA5

RA4

/MCLR/RA3

RA0/ICSPDAT

RA1/ICSPCLK

RA2

FIGURE 2:

14-PIN PDIP, SOIC, TSSOP

PIC16(L)F18313

FIGURE 3:

16-PIN UQFN

PIC16(L)F18323

RA5

RA4

/MCLR/RA3

RC5

RC4

RC3

RA0/ICSPDAT

RA1/ICSPCLK

RA2

RC0

RC1

RC2

RA5

RA4

RA3/MCLR/V

RC5

PIC16(L)F18323

RA0/ICSPDAT

RA1/ICSPCLK

RA2

RC0

Note 1:

It is recommended that the exposed bottom pad be connected to V

, but must not be the main V

connection to the device.



2015-2019 Microchip Technology Inc.

RC4

RC3

RC2

RC1

DS40001799F-page 4

TABLE 1:

PDIP/SOIC/UDFN

8-PIN ALLOCATION TABLE (PIC16(L)F18313)

Comparator

Reference

Interrupt

EUSART

Pull-up

Timers

MSSP

CLKR

Basic

ICDDAT/

ICSPDAT

ICDCLK/

ICSPCLK

—

MCLR

CLKOUT

OSC2

CLKIN

OSC1

—



2015-2019 Microchip Technology Inc.

DS40001799F-page 5

CWG

PWM

I/O

(2)

NCO

DSM

ADC

DAC

CCP

RA0

RA1

RA2

RA3

RA4

RA5

ANA0

ANA1

—

REF

—

C1IN0+

C1IN0-

—

C1IN1-

—

DAC1OUT

DAC1

REF

DAC1

REF

—

MDCIN1

(1)

MDMIN

(1)

—

MDCIN2

(1)

—

T0CKI

(1)

—

T1G

(1)

SOSCO

T1CKI

(1)

SOSCIN

SOSCI

—

TMR0

—

CCP1

(1)

CCP2

(1)

—

CCP1

CCP2

—

CWG1IN

(1)

—

SCK1

(1)

SCL1

(1,3,4)

SDA1

(1,3,4)

SDI1

(1)

SS1

(1)

—

(1)

—

CLCIN3

(1)

CLCIN2

(1)

—

CLCIN0

(1)

—

CLCIN1

(1)

CLC

—

IOC

INT

(1)

IOC

ANA2

—

ANA4

ANA5

—

C1OUT

—

NCO

—

DSM

—

PWM5

PWM6

—

CWG1A

CWG1B

CWG1C

CWG1D

—

SDA1

(3)

SCL1

(3)

—

CLC1OUT

CLC2OUT

—

CLKR

—

PIC16(L)F18313/18323

OUT

(2)

—

SDO1

SCK1

Note

Default peripheral input. Input can be moved to any other pin with the PPS input selection registers. See

All pin outputs default to PORT latch data. Any pin can be selected as a digital peripheral output with the PPS output selection registers. See

These peripheral functions are bidirectional. The output pin selections must be the same as the input pin selections.

These pins are configured for I

C logic levels as described in

Section 13.3 “Bidirectional Pins”;

clock and data signals may be assigned to any of these pins. Assignments to the other pins (e.g.,

RA5) will operate, but logic levels will be standard TTL/ST as selected by the INLVL register.

More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

Recommended Resources

Do you know how to use component layout to improve circuit board EMI?

Basic circuit of differential amplifier circuit

Power circuit b composed of intelligent thyristor modules

Wide Dynamic Range Square Root Circuit

Digitally controlled gain amplifier circuit

Single key switch circuit

[Processing Methods] Discussion on DIY processing methods for non-metallic materials - Get started: [size=3] [Original content, please indicate if you want to repost [/size][url=https://bbs.eeworld.com.cn/][size=3]https://bbs.eeworld.com.cn[/size][/url][size=3]] After the design work is completed, w...; @ZiShi DIY/Open Source Hardware

PCB copy software: Here is a very commonly used and practical software...; rain PCB Design

EEWORLD Contact Post: Hello everyone, I have a suggestion that I have been wanting to make, but I was worried that everyone would disagree, so I have not said it yet. However, after thinking about it, I decided to say it o...; 鑫海宝贝 Suggestions & Announcements

S12 MCU module application and program download and debugging: Abstract: This article introduces some peripheral interface modules of the MC9S12DG128 microcontroller, the main control chip used in the invitational competition, including functional descriptions, r...; frozenviolet Automotive Electronics

Liven up the atmosphere! Reveal the boards I drew in the past six months!: The first one:an instrument I designed recently. The board was not yet made, but it came out about 10 days later. It's alive! !This is the overall picture:This is the front:This is the back:3D picture...; grg MCU

How to use Labview to perform secondary development on Ginkgo 2: [size=4][font=Tahoma, Helvetica, SimSun, sans-serif]Foreword:[/font][/size] [font=Tahoma, Helvetica, SimSun, sans-serif][size=14px]Ginkgo 2 supports the development of multiple language platforms, cur...; viewtool Integrated technical exchanges

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components