VSP2267GSJR datasheet, PDF - EEWORLD Datasheet

VSP2267GSJR: DescriptionVideo ICs 12-Bit 25 Msps Signal Processor; CategoryOther integrated circuit (IC) Consumption circuit; File Size1MB，92 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/; Environmental Compliance

Stay tuned Parametric

VSP2267GSJR Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	VSP2267GSJR	-	-	View	Buy Now

Video ICs 12-Bit 25 Msps Signal Processor

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Texas Instruments
Parts packaging code	BGA
package instruction	TFBGA,
Contacts	96
Reach Compliance Code	compli
Commercial integrated circuit types	CONSUMER CIRCUIT
JESD-30 code	S-PBGA-B96
length	9 mm
Number of functions	1
Number of terminals	96
Maximum operating temperature	85 °C
Minimum operating temperature	-25 °C
Package body material	PLASTIC/EPOXY
encapsulated code	TFBGA
Package shape	SQUARE
Package form	GRID ARRAY, THIN PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
Maximum seat height	1.2 mm
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	3 V
surface mount	YES
technology	CMOS
Temperature level	OTHER
Terminal form	BALL
Terminal pitch	0.8 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED
width	9 mm

Complete 4 mA to 20 mA HART solution with additional voltage output capability: Circuit Note: Complete 4 mA to 20 mA HART Solution with Additional Voltage Output Capability...; 雨中 ADI Reference Circuit

DMA misalignment problem: Does anyone have any good solution?When using DMA to transfer PWM input, it is always misaligned.I don't need to talk about timer and DMA reinitialization....; qiyuan775 stm32/stm8

Can the divided signal of the main clock clk be used as the detected clock in always? Below is the problem I encountered: module music(clk,ret,fm,fm1,fm2);input clk;input ret;output fm,fm1,fm2;reg clk1;reg clk2;reg h,fm;reg [9:0] cnt;reg [5: 0] cnt1;reg [2:0] cnt2;reg [2:0] cnt3;reg [5:0] div;parameter a=6'd50,b=6'd40,c=...; leomeng FPGA/CPLD

I am a beginner in VHDL for my graduation project, and I have a question to ask: The declaration syntax for an object is: :[][][:=] What do subtype declaration and signal type specifically mean? Can you give some specific examples?...; javasy Embedded System

(Paid help) How to reduce the system startup time in DM3730?: The system startup time is about 10s now, I want to optimize it to less than 1s, can anyone help me? Paid help...; qiuye_1234 Linux and Android

TDK launches 1000V withstand voltage capacitor for automotive wireless power supply, etc.: On March 15, 2016, TDK released two multilayer ceramic capacitors (MLCCs) "CGA6" and "CGA9" with a withstand voltage of up to 1000V. The two main features of this product are large electrostatic capac...; hrconn2 Integrated technical exchanges

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components