FEATURES ............................................................................................................................................................. 5
GENERAL FEATURES .................................................................................................................................. 5
BUS OPERATION ................................................................................................................................................. 11
Table 2-1. BUS OPERATION ....................................................................................................................... 11
Table 2-2. BUS OPERATION ....................................................................................................................... 12
DC CHARACTERISTICS............................................................................................................................. 39
SWITCHING TEST CIRCUITS .................................................................................................................... 40
Test Condition ............................................................................................................................................. 40
SWITCHING TEST WAVEFORMS ............................................................................................................. 40
AC CHARACTERISTICS ............................................................................................................................. 41
Figure 16. SILICON ID READ TIMING WAVEFORM .................................................................................. 54
WRITE OPERATION STATUS .............................................................................................................................. 55
Figure 18. STATUS POLLING FOR WORD PROGRAM/ERASE................................................................ 56
Figure 19. STATUS POLLING FOR WRITE BUFFER PROGRAM ............................................................. 57
Figure 20. TOGGLE BIT TIMING WAVEFORMS (DURING AUTOMATIC ALGORITHMS)........................ 58
Figure 21. TOGGLE BIT ALGORITHM ........................................................................................................ 59
Figure 22. BYTE# TIMING WAVEFORM FOR READ OPERATIONS (BYTE# switching from byte mode to
word mode) ................................................................................................................................................. 60
At Device Power-Up .................................................................................................................................... 64
ERASE AND PROGRAMMING PERFORMANCE ............................................................................................... 65
DATA RETENTION ............................................................................................................................................... 65
ORDERING INFORMATION ................................................................................................................................. 66
PART NAME DESCRIPTION ................................................................................................................................ 67
PACKAGE INFORMATION ................................................................................................................................... 68
REVISION HISTORY ............................................................................................................................................ 71
P/N:PM1544
REV. 1.5, OCT. 30, 2013
4
MX29GL256F
SINGLE VOLTAGE 3V ONLY FLASH MEMORY
FEATURES
GENERAL FEATURES
• Power Supply Operation
- 2.7 to 3.6 volt for read, erase, and program operations
- MX29GL256F H/L: VI/O=VCC=2.7V~3.6V, VI/O voltage must tight with VCC
- MX29GL256F U/D: VI/O=1.65V~3.6V for Input/Output
• Byte/Word mode switchable
- 33,554,432 x 8 / 16,777,216 x 16
• 64KW/128KB uniform sector architecture
- 256 equal sectors
• 16-byte/8-word page read buffer
• 64-byte/32-word write buffer
• Extra 128-word sector for security
- Features factory locked and identifiable, and customer lockable
• Advanced sector protection function (Solid and Password Protect)
• Latch-up protected to 100mA from -1V to 1.5xVcc
• Low Vcc write inhibit : Vcc ≤ VLKO
• Compatible with JEDEC standard
- Pinout and software compatible to single power supply Flash
[img]http://image.baidu.com/i?ct=503316480&z=0&tn=baiduimagedetail&word=MOC3061&in=26629&cl=2&cm=1&sc=0&lm=-1&pn=34&rn=1&di=1797799616&ln=35[/img] As shown in the figure, how to control the conduction...
[hide]1. Light The essence of light is electromagnetic waves, which is a very small part of the entire electromagnetic spectrum. Light is a form of energy; light is electromagnetic waves radiated to t...
Bachelor degree or above, major in computer, electronic engineering, etc.? Proficient in VC, VB, C, C++, Java and assembly language for development? More than 2 years of development experience in the ...
Can the refresh rate be calculated from the vertical synchronization signal (vsyn)? If so, is 1/vsyn the frequency? However, it can also be calculated through PixelClock, refresh rate = PixelClock/row...
while(1){printf("Device ID = %x",LDC1000_ReadReg(0x00)); Delay_ms(1000);} The following is the data received by the serial port. . . Device ID = 83 Device ID = 83 Device ID = bf Device ID = 83 Device ...
Wang Xiaochuan, the "Wudaokou Goalkeeper", is going through a level that he has never gone through before. For example, Sogou's (NYSE: SOGO) financial report, artificial intelligence, and the futur...[Details]
Since the second half of 2017,
the market share of
quantum dot
displays has dropped significantly, with global sales falling from 3.42 million in 2016 to 2 million in 2017, a 42% decrease; d...[Details]
In the project, CPLD is needed to complete part of the algorithm design. The parameters are given by AVR, so the communication between AVR and CPLD needs to be completed. Therefore, a test program is...[Details]
1. FSMC Brief FSMC, the Flexible Static Storage Controller, is capable of interfacing with synchronous or asynchronous memories and 16-bit PC memory cards. The FSMC interface of STM32 s...[Details]
The ARM11 (S3C6410) processor is selected as the hardware platform, the embedded Linux operating system is used as the software platform, the background difference method and the frame difference...[Details]
In recent years, in order to meet the needs of social development, more and more companies have entered the fields of smart phones, artificial intelligence,
VR
, AR, etc. After seeing the d...[Details]
Since the 20th century, our data
storage
has evolved from media such as magnetic tapes, floppy disks and CDs to sophisticated semiconductor
storage
chips that can store data in coun...[Details]
The role of the watchdog: Since the operation of the microcontroller is often interfered by the external electromagnetic field, the program may run away and fall into an infinite loop. The normal ope...[Details]
STM32 has 2 watchdogs: independent watchdog and window watchdog. Independent watchdog IWDG: A system fault detector that is independent of the system and is not affected by the system because it has ...[Details]
The calculation formula of the watchdog feeding time (watchdog overflow time) is: Tout=((4*2^prer)*rlr)/40 Tout is the watchdog overflow time (in ms), prer is the watchdog clock prescaler value (...[Details]
The clock system of STM32 can be directly summarized in a diagram (from the STM32F10X reference manual). The following is an analysis of this diagram 1. STM32 input clock source 1.1 Function of cl...[Details]
1. What is PWM What is PWM? Professionally speaking, it is pulse width modulation. In layman's terms, it is the continuous output of high and low levels. For example, the microcontroller outputs...[Details]
Mixed reality (augmented and virtual reality) is the next computing frontier after the PC in the 1970s, the web in the 1990s, and mobile platforms in the 21st century.
MR
is the most unique...[Details]