EEWORLDEEWORLDEEWORLD

Part Number

Search

LP21-18-32.0M-15E3GG

Description
Parallel - 3Rd Overtone Quartz Crystal, 32MHz Nom, ROHS COMPLIANT PACKAGE-2
CategoryPassive components    Crystal/resonator   
File Size92KB,6 Pages
ManufacturerPletronics
Environmental Compliance  
Download Datasheet Parametric View All

LP21-18-32.0M-15E3GG Overview

Parallel - 3Rd Overtone Quartz Crystal, 32MHz Nom, ROHS COMPLIANT PACKAGE-2

LP21-18-32.0M-15E3GG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerPletronics
package instructionROHS COMPLIANT PACKAGE-2
Reach Compliance Codecompliant
Other featuresAT-CUT CRYSTAL; BULK
Ageing5 PPM/YEAR
Crystal/Resonator TypePARALLEL - 3RD OVERTONE
Drive level1000 µW
frequency stability0.0015%
frequency tolerance15 ppm
JESD-609 codee3
load capacitance18 pF
Manufacturer's serial numberLP21
Installation featuresTHROUGH HOLE MOUNT
Nominal operating frequency32 MHz
Maximum operating temperature70 °C
Minimum operating temperature-20 °C
physical sizeL10.8XB4.47XH2.1 (mm)/L0.425XB0.176XH0.083 (inch)
Series resistance100 Ω
surface mountNO
Terminal surfaceMatte Tin (Sn)
LP21 / LP24 / LP49 Series
Low Profile Crystal
February 2010
• The Pletronics’ LP49 Series is a low profile
thru-hole crystal
• Bulk packaging
• 3 MHz to 70 MHz
• HC-49/US
• AT Cut Crystal
LP21 0.082 (2.10mm) high
LP24 0.100 (2.50mm) high
LP49 0.140 (3.56mm) high
Pletronics Inc. certifies this device is in accordance with the
RoHS (2002/95/EC) and WEEE (2002/96/EC) directives.
Pletronics Inc. guarantees the device does not contain the following:
Cadmium, Hexavalent Chromium, Lead (<1000 ppm), Mercury, PBB’s, PBDE’s
Weight of the Device: 0.62 grams
Moisture Sensitivity Level: 1 As defined in J-STD-020C
Second Level Interconnect code: e1, e2 or e3
Electrical Specification:
Item
Frequency Range
Calibration Frequency Tolerance
Frequency Stability over OTR
Equivalent Series Resistance
(ESR)
Min
3
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Drive Level
Shunt Capacitance
Aging per year
Specified Temperature Range
Storage Temperature Range
(C0)
-
-
-5
-40
-55
Max
70
-
-
200
150
120
100
80
70
60
50
40
35
100
80
60
1
7
+5
+85
+125
Unit
MHz
ppm
ppm
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
mW
pF
ppm
o
o
Condition
AT cut
at +25
o
C + 3
o
C
_
see table on page 3 for
available options
LP49
LP49/LP24
LP49/LP24
LP49/LP24
LP49/LP24
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
3
rd
Overtone
Fundamental
3 MHz to 4 MHz
4 MHz to 5 MHz
5 MHz to 6 MHz
6 MHz to 7 MHz
7 MHz to 9 MHz
9 MHz to 10 MHz
10 MHz to 13 MHz
13 MHz to 15 MHz
15 MHz to 27 MHz
27 MHz to 30 MHz
27 MHz to 32 MHz
32 MHz to 50 MHz
50 MHz to 70 MHz
use 10 µW for testing
Pad to Pad capacitance
at +25
o
C + 3
o
C
_
see table on page 3 for available options
C
C
Product information is current as of publication date. The product conforms
to specifications per the terms of the Pletronics limited warranty. Production
processsing does not necessarily include testing of all parameters.
Copyright © 2010, Pletronics Inc.
【Texas Instruments Video】Overview of the WEBENCH Schematic Editor
[i=s]This post was last edited by dontium on 2015-1-23 11:12[/i] Jeff introduces you to the latest editing and simulation feature of WEBENCH: the schematic editor, which can help engineers customize p...
德州仪器_视频 Analogue and Mixed Signal
Custom segments and CMD in DSP
[align=left][color=#000]1. COFF format[/color][/align][align=left][color=#000]1> Common Object File Format is a popular binary executable file format. Binary executable files include library files (li...
zhangmangui DSP and ARM Processors
Why do I keep getting the error of missing semicolon near "always" in tasks?
task delay; //delay task output b; reg[23:0] cnt; always @ (posedge clk or negedge rst_n) if(!rst_n ) begin cnt <= 24'd0; b<=0;end else if(cnt==24'he4e1c0) begin b<=1;cnt <= 24'd0;end else begin cnt <...
liaojun3692 FPGA/CPLD
Report Post
Add some popularity :victory:...
szftrm Medical Electronics
How do seniors disable interrupts in interrupt functions?
Seniors, I used timer A to set the timer to 2ms. After entering the interruption once, I turned off the interruption and prevented it from entering the interruption again. How can I turn off the inter...
t_shaojun126 Microcontroller MCU
Simplifying Equalization Design for USB 3.0 Systems
...
至芯科技FPGA大牛 FPGA/CPLD

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 571  1793  596  2386  679  12  37  49  14  40 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号