K4H511638J-LIB30 datasheet, PDF

Datasheet> All Categories > storage> storage> K4H511638J-LIB30

K4H511638J-LIB30: DescriptionDDR DRAM, 32MX16, 0.7ns, CMOS, PDSO66, 0.400 X 0.875 INCH, 0.65 MM PITCH, HALOGEN FREE AND ROHS COMPLIANT, TSOP2-66; Categorystorage storage; File Size674KB，27 Pages; ManufacturerSAMSUNG; Websitehttp://www.samsung.com/Products/Semiconductor/; Environmental Compliance

Download Datasheet Parametric View All

K4H511638J-LIB30 Overview

DDR DRAM, 32MX16, 0.7ns, CMOS, PDSO66, 0.400 X 0.875 INCH, 0.65 MM PITCH, HALOGEN FREE AND ROHS COMPLIANT, TSOP2-66

K4H511638J-LIB30 Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	SAMSUNG
Parts packaging code	TSOP2
package instruction	TSOP2, TSSOP66,.46
Contacts	66
Reach Compliance Code	compliant
ECCN code	EAR99
access mode	FOUR BANK PAGE BURST
Maximum access time	0.7 ns
Other features	AUTO/SELF REFRESH
Maximum clock frequency (fCLK)	166 MHz
I/O type	COMMON
interleaved burst length	2,4,8
JESD-30 code	R-PDSO-G66
length	22.22 mm
memory density	536870912 bit
Memory IC Type	DDR DRAM
memory width	16
Number of functions	1
Number of ports	1
Number of terminals	66
word count	33554432 words
character code	32000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	32MX16
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	TSOP2
Encapsulate equivalent code	TSSOP66,.46
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	2.5 V
Certification status	Not Qualified
refresh cycle	8192
Maximum seat height	1.2 mm
self refresh	YES
Continuous burst length	2,4,8
Maximum standby current	0.005 A
Maximum slew rate	0.2 mA
Maximum supply voltage (Vsup)	2.7 V
Minimum supply voltage (Vsup)	2.3 V
Nominal supply voltage (Vsup)	2.5 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	10.16 mm

Preview

Download Datasheet

View All

Rev. 1.1, Feb. 2011

K4H510438J

K4H510838J

K4H511638J

512Mb J-die DDR SDRAM

60FBGA & 66TSOP-(II) with Lead-Free & Halogen-Free

(RoHS compliant)

datasheet

SAMSUNG ELECTRONICS RESERVES THE RIGHT TO CHANGE PRODUCTS, INFORMATION AND

SPECIFICATIONS WITHOUT NOTICE.

Products and specifications discussed herein are for reference purposes only. All information discussed

herein is provided on an "AS IS" basis, without warranties of any kind.

This document and all information discussed herein remain the sole and exclusive property of Samsung

Electronics. No license of any patent, copyright, mask work, trademark or any other intellectual property

right is granted by one party to the other party under this document, by implication, estoppel or other-

wise.

Samsung products are not intended for use in life support, critical care, medical, safety equipment, or

similar applications where product failure could result in loss of life or personal or physical harm, or any

military or defense application, or any governmental procurement to which special terms or provisions

may apply.

For updates or additional information about Samsung products, contact your nearest Samsung office.

All brand names, trademarks and registered trademarks belong to their respective owners.

ⓒ

-1-

K4H510438J

K4H510838J

K4H511638J

datasheet

Rev. 1.1

DDR SDRAM

Table Of Contents

512Mb J-die DDR SDRAM

1. Key Features................................................................................................................................................................. 4

2. Ordering Information ..................................................................................................................................................... 4

3. Operating Frequencies ................................................................................................................................................. 4

4. Pin / Ball Description ..................................................................................................................................................... 5

4.1 Pin Description ........................................................................................................................................................ 5

4.2 Package Physical Dimension (TSOP II) .................................................................................................................. 6

4.3 Ball Description........................................................................................................................................................ 7

4.4 Package Physical Dimension (FBGA) ..................................................................................................................... 8

5. Block Diagram (32Mb x4 / 16Mb x8 / 8Mb x 16 I/O x4 Banks) ..................................................................................... 9

6. Input/Output Function Description ................................................................................................................................ 10

7. Command Truth Table .................................................................................................................................................. 11

8. General Description ...................................................................................................................................................... 12

9. Absolute Maximum Rating ............................................................................................................................................ 12

10. DC Operating Conditions ............................................................................................................................................ 12

11. DDR SDRAM Spec Items & Test Conditions .............................................................................................................. 13

12. Input/Output Capacitance ........................................................................................................................................... 13

13. Detailed test condition for DDR SDRAM IDD1 & IDD7A ............................................................................................ 14

14. DDR SDRAM IDD Spec Table .................................................................................................................................... 15

14.1 TSOP II.................................................................................................................................................................. 15

14.2 FBGA..................................................................................................................................................................... 16

15. AC Operating Conditions ............................................................................................................................................ 17

16. AC Overshoot/Undershoot specification for Address and Control Pins ...................................................................... 17

17. Overshoot/Undershoot specification for Data, Strobe and Mask Pins ........................................................................ 18

18. AC Timing Parameters & Specifications ..................................................................................................................... 19

19. System Characteristics for DDR SDRAM ................................................................................................................... 20

20. Component Notes ....................................................................................................................................................... 21

21. System Notes.............................................................................................................................................................. 23

22. IBIS : I/V Characteristics for Input and Output Buffers................................................................................................ 24

-3-

Recommended Resources

Fully built-in two-line telephone caller ID chip circuit diagram

One of the touch anti-theft alarm circuits

JC3.5 hydraulic controller and its wiring a

TDA7052 power amplifier circuit diagram

5V, 12V dual power supply circuit diagram

Precision pulse oscillator composed of frequency demodulation circuit LM567 and multi-stage frequency divider MPl826

Why can't the delete object release memory in the EVC environment?: I wrote a very simple program with two buttons on the window for dynamically allocating and releasing memory. I opened the Memory tab of SystemProperties of WinCE.net to check the memory situation and...; yeguohua Embedded System

National Competition High Frequency Group Data Converter: [i=s] This post was last edited by paulhyde on 2014-9-15 03:31 [/i] I would like to ask for the selection of data converters for the high-frequency group of this year's national competition. What are ...; 小霸小东小 Electronics Design Contest

PCB Design Experience (3) - Wiring Constraints: [align=left][color=rgb(62, 62, 62)]Each layer of the RF PCB has a large area of auxiliary ground, and there is no power plane. The upper and lower adjacent layers of the RF wiring layer should be grou...; ohahaha PCB Design

IQsignal Chinese operation manual ~ combined with product introduction: Qsignal Chinese operation manual ~ good information!!...; hgy10086 RF/Wirelessly

Can launchpad output pwm waves?: I tried to use launchpad to make a pwm wave, but I couldn't get a waveform. I hope my friends can give me some advice....; trying Microcontroller MCU

Help, there is a problem with the STM32F101VCT6 download,: I would like to ask you a question. We are using STM32F101VCT6 MCU. When downloading with IAR J-LINK, an error message appears:"Could not write CPU register MSP:Written:0xFFFFFFFF,Read 0xFFFFFFFC".Wha...; sp52758 stm32/stm8

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components