VSC7182 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > VSC7182

Preview

VSC7182: DescriptionQuad Transceiver for Gigabit Ethernet and Fibre Channel; File Size239KB，18 Pages; ManufacturerVitesse Semiconductor Corporation; Websitehttp://www.vitesse.com/

Download Datasheet Compare View All

VSC7182 Overview

Quad Transceiver for Gigabit Ethernet and Fibre Channel

Preview

Download Datasheet

View All

VITESSE

SEMICONDUCTOR CORPORATION

Advance Product Information

VSC7182

Features

• Four Complete Transmitter/ Receiver Functions

in a Single Integrated Circuit

• Full Fibre Channel (T11) and Gigabit Ethernet

(IEEE 802.3z) Compliance

• 1.05Gb/s to 1.36Gb/s Operation per Channel

• Common or Per-Channel Transmit Byte Clocks

• TTL or PECL Reference Clock Input

• Receiver Squelch Circuit

Quad Transceiver

for Gigabit Ethernet and Fibre Channel

• Common and Per-Channel, Serial and Parallel

Loopback Controls

• Common Comma Detect Enable Inputs

• Per-Channel Comma Detect Outputs

• Cable Equalization in Receivers

• Replacement For Agilent’s HDMP-1682

• 3.3V Power Supply, 2.67 W Max Dissipation

• 208-Pin, 23mm BGA Packaging

General Description

The VSC7182 is a full-speed quad Fibre Channel and Gigabit Ethernet transceiver IC. Each of the four

transmitters has a 10-bit wide bus, running up to 136MHz, which accepts 8B/10B encoded transmit characters

and serializes the data onto high-speed differential outputs at speeds up to 1.36Gb/s. The transmit data can be

synchronous to the reference clock, a common transmit byte clock or a per-channel transmit byte clock. Each

receiver samples serial receive data, recovers the clock and data, deserializes it into 10-bit receive characters,

outputs a recovered clock and detects “Comma” characters. The VSC7182 contains on-chip Phase-Lock Loop

(PLL) circuitry for synthesis of the baud-rate transmit clock and extraction of the clocks from the received serial

streams. The VSC7182 also includes a receiver squelch circuit to control the parallel data bus in the absence of

serial input.

VSC7182 Block Diagram (1 of 4 Channels)

RXi[0:9]

Serial to

Q Parallel D

÷10

Clock

Recovery

SI+

SI-

RCM

RCi1

RCi0

SYNi

SYNC

PLUP

SLPN

LPNi

TXi[0:9]

SEL

÷10/

÷20

Comma

Detect

Loopback

Control

Parallel

to Serial

SO+

SO-

TCi

RFCT

RFC+

RFC-

RFCM

LTCN

CAP0

CAP1

Clock

Multiply

Unit

x10/x20

RFCO0

RFCO1

G52307-0, Rev 2.2

10/10/00

VITESSE

SEMICONDUCTOR CORPORATION

• 741 Calle Plano • Camarillo, CA 93012

Tel: (800) VITESSE • FAX: (805) 987-5896 • Email: prodinfo@vitesse.com

Internet: www.vitesse.com

Page 1

VITESSE

SEMICONDUCTOR CORPORATION

Quad Transceiver

for Gigabit Ethernet and Fibre Channel

Advance Product Information

VSC7182

Functional Description

Notation

In this document, each of the four channels are identified as Channel A, B, C or D. When discussing a sig-

nal on any specific channel, the signal will have the Channel letter embedded in the name, for example,

“TA[0:9]”. When referring to the common behavior of a signal which is used on each of the four channels, a

lower case “x” is used in the signal name, i.e. TXi[0:9]. Differential signals, such as RA+ and RA-, may be

referred to as a single signal, i.e. RA, by dropping reference to the “+” and “-”. “RFC” refers to either the TTL

input RFCT, or the PECL differential inputs RFC+/RFC-, whichever is used.

Clock Synthesizer

The VSC7182 clock synthesizer multiplies the reference frequency provided on the RFC input by 10 or 20

to achieve a baud rate clock between 1.05GHz and 1.36GHz. The RFC input can be either TTL or PECL. If

TTL, connect the TTL input clock to RFCT. If PECL, connect the PECL inputs to RFC+ and RFC-. The inter-

nal clock presented to the clock synthesizer is a logical XNOR of RFCT and RFC+/-. The reference clock will

be active HIGH if the unused input is HIGH. The reference clock is active LOW if the unused input is LOW.

RFCT has an internal pull-up resistor. Internal biasing resistors set the proper DC level on RFC+/- so AC-cou-

pling may be used.

The TTL outputs, RFCO0 and RFCO1, provide a clock that is frequency-locked to the RFC input. This

clock is derived from the clock synthesizer and is always 1/10

the baud rate, regardless of the state of the

RFCM input.

The on-chip PLL uses a single external 0.1µF capacitor, connected between CAP0 and CAP1, to control the

loop filter. This capacitor should be a multilayer ceramic dielectric, or better, with at least a 5V working voltage

rating and a good temperature coefficient (NPO is preferred but X7R may be acceptable). These capacitors are

used to minimize the impact of common-mode noise on the Clock Multiplier Unit (CMU), especially power

supply noise. Higher value capacitors provide better robustness in systems. NPO is preferred because if an X7R

capacitor is used, the power supply noise sensitivity will vary with temperature.

For best noise immunity, the designer may use a three capacitor circuit with one differential capacitor

between CAP0 and CAP1, C1, a capacitor from CAP0 to ground, C2, and a capacitor from CAP1 to ground,

C3. Larger values are better but 0.1µF is adequate. However, if the designer cannot use a three capacitor

circuit, a single differential capacitor, C1, is adequate. These components should be isolated from noisy traces.

Figure 1: Loop Filter Capacitors (Best Circuit)

CAP0

VSC7182

CAP1

C1=C2=C3= >0.1µF

MultiLayer Ceramic

Surface Mount

NPO (Preferred) or X7R

5V Working Voltage Rating

Page 2

VITESSE

SEMICONDUCTOR CORPORATION

• 741 Calle Plano • Camarillo, CA 93012

Tel: (800) VITESSE • FAX: (805) 987-5896 • Email: prodinfo@vitesse.com

Internet: www.vitesse.com

G52307-0, Rev 2.2

10/10/00

VITESSE

SEMICONDUCTOR CORPORATION

Advance Product Information

VSC7182

Quad Transceiver

for Gigabit Ethernet and Fibre Channel

Serializer

The VSC7182 accepts TTL input data as a parallel 10-bit character on the TXi[0:9] bus which is latched

into the input register on the rising edge of either RFC or TCi. Three clocking modes are available and automat-

ically detected by the VSC7182. If TCC is static and RFCM is HIGH, then all four TXi[0:9] busses are latched

on the rising edges of RFC. If TCC is static and RFCM is LOW, then RFC is multiplied by 20 and the input bus-

ses are latched on the rising edges of RFC and at the midpoint between rising edges. If TCC is toggling but TCB

is static, then all four TXi[0:9] busses are latched on the rising edges of TCC. If TCB and TCC are both toggling

then the rising edge of each TCi latches the corresponding TXi[0:9] bus.

The active TCC or TCi inputs must be frequency-locked to RFC. There is no specified phase relationship.

Prior to normal data transmission, LTCN must be asserted LOW so the VSC7182 can lock to TCi, which may

result in corrupted data being transmitted. Once LTCN has been raised HIGH, the transmitters remain locked to

RFC and can tolerate +/-2 bit times of drift in TCi relative to RFC.

The 10-bit parallel transmission character will be serialized and transmitted on the TXi PECL differential

outputs at the baud rate with bit TXi0 (bit A) transmitted first. User data should be encoded using 8B/10B or an

equivalent code. The mapping to 10B encoded bit nomenclature and transmission order is illustrated below,

along with the recognized comma pattern.

Table 1: Transmission Order and Mapping of a 10B Character

Data Bit

10B Bit Position

Comma Character

TXi9

TXi8

TXi7

TXi6

TXi5

TXi4

TXi3

TXi2

TXi1

TXi0

Clock Recovery

The VSC7182 accepts differential high-speed serial input from the selected source (either the PECL SI+/

SI- pins or the internal TXi+/- data), extracts the clock and retimes the data. Equalizers are included in the

receiver to open the data eye and compensate for InterSymbol Interference (ISI) which may be present in the

incoming data. The serial bit stream should be encoded so as to provide DC balance and limited run length by

an 8B/10B encoding scheme. The digital Clock Recovery Unit (CRU) is completely monolithic and requires no

external components. For proper operation, the baud rate of the data stream to be recovered should be within

+200 ppm of ten times the RFC frequency. For example, Gigabit Ethernet systems would use 125MHz oscilla-

tors with a +100ppm accuracy resulting in +200 ppm between VSC7182 pairs.

Deserializer

The recovered serial bit stream is converted into a 10-bit parallel output character. The VSC7182 provides

complementary TTL recovered clocks, RCi0 and RCi1, which are at 1/20

of the serial baud rate (if

RCM=LOW) or 1/10

(if RCM=HIGH). The clocks are generated by dividing down the high-speed recovered

clock which is phase-locked to the serial data. The serial data is retimed, deserialized and output on RXi[0:9].

If serial input data is not present, or does not meet the required baud rate, the VSC7182 will continue to

produce a recovered clock so that downstream logic may continue to function. The RCi0/RCi1 output frequency

under these circumstances will differ from its expected frequency by no more than +1%. A receiver squelch cir-

cuit forces the parallel data output bus to all ones if the serial receiver input level is less than 100mV differential

peak-to-peak.

VITESSE

SEMICONDUCTOR CORPORATION

• 741 Calle Plano • Camarillo, CA 93012

Tel: (800) VITESSE • FAX: (805) 987-5896 • Email: prodinfo@vitesse.com

Internet: www.vitesse.com

G52307-0, Rev 2.2

10/10/00

Page 3

VITESSE

SEMICONDUCTOR CORPORATION

Quad Transceiver

for Gigabit Ethernet and Fibre Channel

Advance Product Information

VSC7182

Word Alignment

The VSC7182 provides 7-bit comma character recognition and data word alignment. Word synchronization

is enabled on all channels by asserting SYNC HIGH. When synchronization is enabled, the receiver examines

the recovered serial data for the presence of the “Comma” pattern. This pattern is “0011111XXX”, where the

leading zero corresponds to the first bit received. The comma sequence is not contained in any normal 8B/10B

coded data character or pair of adjacent characters. It occurs only within special characters, known as K28.1,

K28.5 and K28.7, which are defined for synchronization purposes. Improper comma alignment is defined as

any of the following conditions:

1) The comma is not aligned within the 10-bit transmission character such that RXi(0...6) = “0011111.”

2) The comma straddles the boundary between two 10-bit transmission characters.

3) The comma is properly aligned but occurs in the received character presented during the rising edge of

RCi0 rather than RCi1.

When SYNC is HIGH and an improperly aligned comma is encountered, the recovered clock is stretched,

never slivered, so that the comma character and recovered clocks are aligned properly to RXi[0:9]. This results

in proper character and word alignment. When the parallel data alignment changes in response to a improperly

aligned comma pattern, data which would have been presented on the parallel output port prior to the comma

character, and possibly the comma character itself, may be lost. Possible loss of the comma character is data

dependent, according to the relative change in alignment. Data subsequent to the comma character will always

be output correctly and properly aligned. When SYNC is LOW, the current alignment of the serial data is main-

tained indefinitely, regardless of data pattern.

On encountering a comma character, SYNi is driven HIGH. The SYNi pulse is presented simultaneously

with the comma character and has a duration equal to the data. The SYNi signal is timed such that it can be cap-

tured by the adjoining protocol logic on the rising edge of RCi1. Functional waveforms for synchronization are

given in Figure 2. The first K28.5 shows the case where the comma is detected, but it is misaligned so a change

in the output data alignment is required. Note that up to three characters prior to the comma character may be

corrupted by the realignment process. The second K28.5 shows the case when a comma is detected and no

phase adjustment is necessary. It illustrates the position of the SYNi pulse in relation to the comma character on

RXi[0:9].

Figure 2: Misaligned and Aligned K28.5 Characters

RCi0

(RCM LOW)

RCi1

RCi0

([RCM HIGH)

RCi1

SYNi

RXi[0:9]

Data

Corrupt Corrupt Corrupt

Misaligned Comma: Stretched

K28.5

Data1

Data2

Data3

K28.5

Aligned Comma

Page 4

VITESSE

SEMICONDUCTOR CORPORATION

• 741 Calle Plano • Camarillo, CA 93012

Tel: (800) VITESSE • FAX: (805) 987-5896 • Email: prodinfo@vitesse.com

Internet: www.vitesse.com

G52307-0, Rev 2.2

10/10/00

VSC7182 Related Products

	VSC7182	VSC7182TW
Description	Quad Transceiver for Gigabit Ethernet and Fibre Channel	Quad Transceiver for Gigabit Ethernet and Fibre Channel

Recommended Resources

A high-fidelity pre- and post-amplifier 02

Practical delay light circuit (2)

LM2577 basic application circuit diagram

Induction electric heating automatic control circuit

Nokia 3610 mobile phone troubleshooting actual color picture (1

Relay delay suction circuit

Great news! Five more TI LM3S8962 development boards are now available!: Haha, the office was in an uproar when I heard the news. I hurried to report: [size=6][color=blue][b]TI has sponsored 5 more boards for us[/b],[/color][/size] Hahaha, this way, there are more chances ...; soso Microcontroller MCU

0627 Weekly Highlights: It's Monday again~~ Let's take a look at last week's wonderful articles~~ [url=https://bbs.eeworld.com.cn/thread-493333-1-1.html]Willful DIY + Make a 5V reference to make a PWM speed-adjustable deskto...; okhxyyo Talking

Qt Learning Road 57 Visual Display of Database Data: [p=22, null, left][color=#555555][font=Tahoma, Helvetica, SimSun, sans-serif][size=14px][color=#333333][backcolor=rgb(247, 247, 247)][font=Tahoma, Arial, Helvetica, sans-serif]In the previous two chap...; 兰博 Embedded System

Can't enter the interruption, please guide me: Why can't I enter the interrupt function during the capture process? The configuration is correct. I can enter the interrupt in the breathing light experiment. Please guide me....; 电子王者417 stm32/stm8

【EE Recruitment】LaunchPad Full Learning Experience: TI online training ( https://www.eeworld.com.cn/huodong/TI_LaunchPad_20120510/ ) is in full swing . Through the event, many friends have obtained TI LaunchPad development board and touch daughter boar...; EEWORLD社区 Microcontroller MCU

51 Use timer 1602 to design a clock with year, month and day. Please analyze the error~~: #include #define uchar unsigned char#define uint unsigned int sbit dula=P2^6; sbit wela=P2^7; sbit rs=P1^0; sbit rw=P1^1; sbit lcden=P2^5; sbit s1=P3^0; sbit s2=P3^1; sbit s3=P3^2; sbit rd=P3^7; uchar...; pacient 51mcu

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components