EEWORLDEEWORLDEEWORLD

Part Number

Search

XC3S400AN-5FG484C

Description
Field Programmable Gate Array, 896 CLBs, 400000 Gates, 770MHz, CMOS, PBGA484, FBGA-484
CategoryProgrammable logic devices    Programmable logic   
File Size3MB,112 Pages
ManufacturerXILINX
Websitehttps://www.xilinx.com/
Download Datasheet Parametric View All

XC3S400AN-5FG484C Overview

Field Programmable Gate Array, 896 CLBs, 400000 Gates, 770MHz, CMOS, PBGA484, FBGA-484

XC3S400AN-5FG484C Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerXILINX
Parts packaging codeBGA
package instructionFBGA-484
Contacts484
Reach Compliance Codecompliant
maximum clock frequency770 MHz
Combined latency of CLB-Max4.36 ns
JESD-30 codeS-PBGA-B484
JESD-609 codee0
length23 mm
Humidity sensitivity level3
Configurable number of logic blocks896
Equivalent number of gates400000
Number of terminals484
Maximum operating temperature85 °C
Minimum operating temperature
organize896 CLBS, 400000 GATES
Package body materialPLASTIC/EPOXY
encapsulated codeBGA
Package shapeSQUARE
Package formGRID ARRAY
Peak Reflow Temperature (Celsius)225
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Certification statusNot Qualified
Maximum seat height2.6 mm
Maximum supply voltage1.26 V
Minimum supply voltage1.14 V
Nominal supply voltage1.2 V
surface mountYES
technologyCMOS
Temperature levelOTHER
Terminal surfaceTIN LEAD
Terminal formBALL
Terminal pitch1 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperature30
width23 mm
0
R
Spartan-3AN FPGA Family
Data Sheet
0
0
DS557 November 19, 2009
Product Specification
Bitstream Sizes
Detailed Descriptions by Mode
·
Self-contained In-System Flash mode
·
Master Serial Mode using Platform Flash PROM
·
Master SPI Mode using Commodity Serial Flash
·
Master BPI Mode using Commodity Parallel Flash
·
Slave Parallel (SelectMAP) using a Processor
·
Slave Serial using a Processor
·
JTAG Mode
-
ISE iMPACT Programming Examples
-
MultiBoot Reconfiguration
-
Design Authentication using Device DNA
UG333:
Spartan-3AN In-System Flash User Guide
UG334:
Spartan-3AN Starter Kit User Guide
-
-
Module 1: Introduction and Ordering
Information
DS557-1 (v3.2) November 19, 2009
Introduction
Features
Architectural Overview
Configuration Overview
In-system Flash Memory Overview
General I/O Capabilities
Supported Packages and Package Marking
Ordering Information
Module 2: Functional Description
DS557-2 (v3.2) November 19, 2009
The functionality of the Spartan®-3AN FPGA family is
described in the following documents:
UG331:
Spartan-3 Generation FPGA User Guide
-
Clocking Resources
-
Digital Clock Managers (DCMs)
-
Block RAM
-
Configurable Logic Blocks (CLBs)
·
Distributed RAM
·
SRL16 Shift Registers
·
Carry and Arithmetic Logic
-
I/O Resources
-
Embedded Multiplier Blocks
-
Programmable Interconnect
-
ISE® Design Tools and IP Cores
-
Embedded Processing and Control Solutions
-
Pin Types and Package Overview
-
Package Drawings
-
Powering FPGAs
-
Power Management
UG332:
Spartan-3 Generation Configuration User Guide
-
Configuration Overview
-
Configuration Pins and Behavior
Module 3: DC and Switching Characteristics
DS557-3 (v3.2) November 19, 2009
DC Electrical Characteristics
-
Absolute Maximum Ratings
-
Supply Voltage Specifications
-
Recommended Operating Conditions
Switching Characteristics
-
I/O Timing
-
Configurable Logic Block (CLB) Timing
-
Multiplier Timing
-
Block RAM Timing
-
Digital Clock Manager (DCM) Timing
-
Suspend Mode Timing
-
Device DNA Timing
-
Configuration and JTAG Timing
Module 4: Pinout Descriptions
DS557-4 (v3.2) November 19, 2009
Pin Descriptions
Package Overview
Pinout Tables
Footprint Diagrams
Table 1:
Production Status of Spartan-3AN FPGAs
Spartan-3AN FPGA
XC3S50AN
XC3S200AN
XC3S400AN
XC3S700AN
XC3S1400AN
Status
Production
Production
Production
Production
Production
Additional information on the Spartan-3AN family can be found at
http://www.xilinx.com/products/spartan3a/3an.htm.
© Copyright 2007–2009 Xilinx, Inc. XILINX, the Xilinx logo, Virtex, Spartan, ISE, and other designated brands included herein are trademarks of Xilinx in the United States and
other countries. PCI, PCI Express, PCIe, and PCI-X are trademarks of PCI-SIG. All other trademarks are the property of their respective owners.
DS557 November 19, 2009
Product Specification
www.xilinx.com
1
AD6 cannot realize that one pad is divided into two wires and routed to two pads - four-wire resistance measurement
I want to draw a PCB board for measuring resistance using the four-wire method. Each pair of pads must be connected to the current source and AD acquisition internally. When I used AD7 for automatic r...
我是特种兵 Embedded System
EEWORLD University - Use SoC FPGA virtual target to quickly start software development
Quickly start software development using SoC FPGA virtual target : https://training.eeworld.com.cn/course/2137Jumpstart software development with SoC FPGA virtual targets...
chenyy FPGA/CPLD
stm32f429 transplant uGUI
[i=s]This post was last edited by star_66666 on 2018-1-10 12:39[/i] Yesterday I found a new GUI in a forum. It was very small and I wanted to try it. The official version is v0.3 and the official webs...
star_66666 stm32/stm8
Looking to buy a Battleship 32 development board!!!
I want to buy a Battleship 32 development board. I have a mini board on hand, but the onboard resources are too few. I feel like something is missing when I learn it....
执着理性派 stm32/stm8
The graduation defense is coming soon. Do you still remember what you did for your graduation project in college?
[font=微软雅黑][size=4] I just saw that some forum members are going to live broadcast & open source their graduation projects, and suddenly I realized that another graduation season is here[/size][/font]...
nmg MCU
The customer requires a 15-inch screen on am335x, with qt graphical interface, and the effect is good
The maximum resolution we ran was 1366*768!...
szembed DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 9  991  469  2466  2697  1  20  10  50  55 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号