EEWORLDEEWORLDEEWORLD

Part Number

Search

GS81302T38E-375T

Description
DDR SRAM, 2MX36, 0.45ns, CMOS, PBGA165, 15 X 17 MM, 1 MM PITCH, FPBGA-165
Categorystorage    storage   
File Size455KB,32 Pages
ManufacturerGSI Technology
Websitehttp://www.gsitechnology.com/
Download Datasheet Parametric View All

GS81302T38E-375T Overview

DDR SRAM, 2MX36, 0.45ns, CMOS, PBGA165, 15 X 17 MM, 1 MM PITCH, FPBGA-165

GS81302T38E-375T Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerGSI Technology
Parts packaging codeBGA
package instruction15 X 17 MM, 1 MM PITCH, FPBGA-165
Contacts165
Reach Compliance Codecompliant
ECCN code3A991.B.2.B
Maximum access time0.45 ns
Other featuresPIPELINED ARCHITECTURE
JESD-30 codeR-PBGA-B165
length17 mm
memory density75497472 bit
Memory IC TypeDDR SRAM
memory width36
Number of functions1
Number of terminals165
word count2097152 words
character code2000000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize2MX36
Package body materialPLASTIC/EPOXY
encapsulated codeLBGA
Package shapeRECTANGULAR
Package formGRID ARRAY, LOW PROFILE
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Certification statusNot Qualified
Maximum seat height1.5 mm
Maximum supply voltage (Vsup)1.9 V
Minimum supply voltage (Vsup)1.7 V
Nominal supply voltage (Vsup)1.8 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal formBALL
Terminal pitch1 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperatureNOT SPECIFIED
width15 mm
Preliminary
GS81302T06/11/20/38E-450/400/375/333/300
165-Bump BGA
Commercial Temp
Industrial Temp
Features
• 2.5 Clock Latency
• Simultaneous Read and Write SigmaDDR
TM
Interface
• JEDEC-standard pinout and package
• Double Data Rate interface
• Byte Write controls sampled at data-in time
• Burst of 2 Read and Write
• On-Die Termination (ODT) on Data (D), Byte Write (BW),
and Clock (K, K) inputs
• 1.8 V +100/–100 mV core power supply
• 1.5 V or 1.8 V HSTL Interface
• Pipelined read operation
• Fully coherent read and write pipelines
• ZQ pin for programmable output drive strength
• Data Valid Pin (QVLD) Support
• IEEE 1149.1 JTAG-compliant Boundary Scan
• 165-bump, 15 mm x 17 mm, 1 mm bump pitch BGA package
• RoHS-compliant 165-bump BGA package available
144Mb SigmaDDR
TM
-II+
Burst of 2 SRAM
450 MHz–300 MHz
1.8 V V
DD
1.8 V or 1.5 V I/O
Bottom View
165-Bump, 15 mm x 17 mm BGA
1 mm Bump Pitch, 11 x 15 Bump Array
SigmaDDR-II™ Family Overview
The GS81302T06/11/20/38E are built in compliance with the
SigmaDDR-II+ SRAM pinout standard for Common I/O
synchronous SRAMs. They are 150,994,944-bit (144Mb)
SRAMs. The GS81302T06/11/20/38E SigmaDDR-II+
SRAMs are just one element in a family of low power, low
voltage HSTL I/O SRAMs designed to operate at the speeds
needed to implement economical high performance
networking systems.
Clocking and Addressing Schemes
The GS81302T06/11/20/38E SigmaDDR-II+ SRAMs are
synchronous devices. They employ two input register clock
inputs, K and K. K and K are independent single-ended clock
inputs, not differential inputs to a single differential clock input
buffer.
Because Common I/O SigmaDDR-II+ RAMs always transfer
data in two packets, A0 is internally set to 0 for the first read
or write transfer, and automatically incremented by 1 for the
next transfer. Because the LSB is tied off internally, the
address field of a SigmaDDR-II+ B2 RAM is always one
address pin less than the advertised index depth (e.g., the 8M x
18 has a 4M addressable index).
Parameter Synopsis
-450
tKHKH
tKHQV
2.2 ns
0.37 ns
-400
2.5 ns
0.45 ns
-375
2.66 ns
0.45 ns
-333
3.0 ns
0.45 ns
-300
3.3 ns
0.45 ns
Rev: 1.01a 6/2010
1/32
© 2009, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
DMD Repair
Can the burnt-out micromirror in the DMD that produces bright spots be repaired?...
xujianjian TI Technology Forum
Lite version of BeagleBone Black
[color=#333333][font=Arial]Received a batch of BeagleBone Black boards, the eunuch version, used to control mining machines, the useless parts were removed! There are three kinds of quality, all three...
又见冬日 Buy&Sell
The difference between MOS tube and triode
What is the difference between the basic N-type common source MOS tube amplifier circuit and the basic common emitter transistor amplifier circuit? I want to amplify a 10Mhz sine wave, the load is 50 ...
S3S4S5S6 Analog electronics
2812 Fault phenomenon in ad sampling
[img]C:\Documents and Settings\Administrator\Desktop[/img]I have recently been working on a project to collect three-phase voltages through AD. After taking a graphy of the collected data, I found tha...
zxcvbnm_12345 Microcontroller MCU
TMS320VC55xx series CSL library methods and issues that must be noted
[size=5]When using CSL library, of course, there are other libraries in the system, but you still have to pay attention. I think the most important point is the big mode and small mode problem when co...
Aguilera Microcontroller MCU
Please advise on serial port initialization
void init_serailcomm(void) { SCON=0x50; //Serial port 1 TMOD |=0x20; //Timer 1, mode 2 PCON |=0x80; //SMOD=1 TH1=0xFE; //Baud=4800 Fosc=11.0952 IE |=0x90; //Interrupt TR1=1; //Timer 1 works} ..... I w...
ohno0126 MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1043  814  394  1700  290  21  17  8  35  6 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号