• Phase-Lock Loop Clock Distribution for Applications ranging
from 10MHz to 133MHz operating frequency
• Distributes one clock input to two banks of four outputs
• Separate output enable for each output bank
• External feedback (FBK) pin is used to synchronize the outputs
to the clock input
• Output Skew <200 ps
• Low jitter <200 ps cycle-to-cycle
• 1x, 2x, 4x output options (see table):
– IDT2308A-1 1x
– IDT2308A-2 1x, 2x
– IDT2308A-3 2x, 4x
– IDT2308A-4 2x
– IDT2308A-1H and -2H for High Drive
• No external RC network required
• Operates at 3.3V V
DD
• Available in SOIC and TSSOP packages
DESCRIPTION:
The IDT2308A is a high-speed phase-lock loop (PLL) clock multiplier. It is
designed to address high-speed clock distribution and multiplication applica-
tions. The zero delay is achieved by aligning the phase between the incoming
clock and the output clock, operable within the range of 10 to 133MHz.
The IDT2308A has two banks of four outputs each that are controlled via two
select addresses. By proper selection of input addresses, both banks can be
put in tri-state mode. In test mode, the PLL is turned off, and the input clock
directly drives the outputs for system testing purposes. In the absence of an
input clock, the IDT2308A enters power down. In this mode, the device will
draw less than 12μA for Commercial Temperature range and less than 25μA
for Industrial temperature range, and the outputs are tri-stated.
The IDT2308A is available in six unique configurations for both pre-
scaling and multiplication of the Input REF Clock. (See available options
table.)
The PLL is closed externally to provide more flexibility by allowing the user
to control the delay between the input clock and the outputs.
The IDT2308A is characterized for both Industrial and Commercial opera-
tion.
FUNCTIONAL BLOCK DIAGRAM
(-3, -4)
FBK
REF
3
CLKA2
16
1
2
PLL
2
CLKA1
14
CLKA3
15
CLKA4
S2
S1
8
9
Control
Logic
(-2, -3)
2
6
CLKB1
7
CLKB2
10
CLKB3
11
CLKB4
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
1
c
2010
Integrated Device Technology, Inc.
MAY 2010
DSC 6587/9
IDT2308A
3.3V ZERO DELAY CLOCK MULTIPLIER
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
PIN CONFIGURATION
ABSOLUTE MAXIMUM RATINGS
(1)
Symbol
V
DD
Rating
Supply Voltage Range
Input Voltage Range (REF)
Input Voltage Range
(except REF)
I
IK
(V
I
< 0)
I
O
(V
O
= 0 to V
DD
)
V
DD
or GND
T
A
= 55°C
(in still air)
(3)
T
STG
Operating
Temperature
Operating
Storage Temperature Range
Commercial Temperature
Range
Industrial Temperature
Range
-40 to +85
°C
–65 to +150
0 to +70
°C
°C
Continuous Current
Maximum Power Dissipation
±100
0.7
mA
W
Input Clamp Current
Continuous Output Current
Max.
–0.5 to +4.6
–0.5 to +5.5
–0.5 to
V
DD
+0.5
–50
±50
mA
mA
Unit
V
V
V
V
I (2)
V
I
REF
CLKA1
CLKA2
V
DD
GND
CLKB1
CLKB2
S2
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
FBK
CLKA4
CLKA3
V
DD
GND
CLKB4
CLKB3
S1
SOIC/ TSSOP
TOP VIEW
Temperature
PIN DESCRIPTION
Pin Number
REF
(1)
CLKA1
(2)
CLKA2
(2)
V
DD
GND
CLKB1
(2)
CLKB2
(2)
S2
(3)
NOTES:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may
cause permanent damage to the device. This is a stress rating only and functional
operation of the device at these or any other conditions above those indicated in the
operational sections of this specification is not implied. Exposure to absolute maximum
rating conditions for extended periods may affect reliability.
2. The input and output negative-voltage ratings may be exceeded if the input and output
clamp-current ratings are observed.
3. The maximum package power dissipation is calculated using a junction temperature
of 150
°
C and a board trace length of 750 mils.
Functional Description
Input Reference Clock, 5 Volt Tolerant Input
Clock Output for Bank A
Clock Output for Bank A
3.3V Supply
Ground
Clock Output for Bank B
Clock Output for Bank B
Select Input, Bit 2
Select Input, Bit 1
Clock Output for Bank B
Clock Output for Bank B
Ground
3.3V Supply
Clock Output for Bank A
Clock Output for Bank A
PLL Feedback Input
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
APPLICATIONS:
•
•
•
•
•
S1
(3)
CLKB3
(2)
CLKB4
(2)
GND
V
DD
CLKA3
(2)
CLKA4
(2)
FBK
SDRAM
Telecom
Datacom
PC Motherboards/Workstations
Critical Path Delay Designs
NOTES:
1. Weak pull down.
2. Weak pull down on all outputs.
3. Weak pull ups on these inputs.
2
IDT2308A
3.3V ZERO DELAY CLOCK MULTIPLIER
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
FUNCTION TABLE
(1)
SELECT INPUT DECODING
S2
L
L
H
H
NOTE:
1. H = HIGH Voltage Level
L = LOW Voltage Level
S1
L
H
L
H
CLK A
Tri-State
Driven
Driven
Driven
CLK B
Tri-State
Tri-State
Driven
Driven
Output Source
PLL
PLL
REF
PLL
PLL Shut Down
Y
N
Y
N
AVAILABLE OPTIONS FOR IDT2308A
Device
IDT2308A-1
IDT2308A-1H
IDT2308A-2
IDT2308A-2
IDT2308A-2H
IDT2308A-2H
IDT2308A-3
IDT2308A-3
IDT2308A-4
Feedback From
Bank A or Bank B
Bank A or Bank B
Bank A
Bank B
Bank A
Bank B
Bank A
Bank B
Bank A or Bank B
Bank A Frequency
Reference
Reference
Reference
2 x Reference
Reference
2 x Reference
2 x Reference
4 x Reference
2 x Reference
Bank B Frequency
Reference
Reference
Reference/2
Reference
Reference/2
Reference
Reference or
Reference
(1)
2 x Reference
2 x Reference
NOTE:
1. Output phase is indeterminant (0° or 180° from input clock).
ZERO DELAY AND SKEW CONTROL
To close the feedback loop of the IDT2308A, the FBK pin can be driven from any of the eight available output pins. The output driving the FBK pin
will be driving a total load of 7pF plus any additional load that it drives. The relative loading of this output (with respect to the remaining outputs) can adjust
the input-output delay.
For applications requiring zero input-output delay, all outputs including the one providing feedback should be equally loaded. Ensure the outputs are
Hello everyone, I want to ask you a question, is there a big difference between wince4.2 and 5.0? ? I now want to put a dll network card driver under 5.0 into the 4.2 environment, I wonder if this wil...
The live measurement method mainly solves two problems. One is to subdivide the problems found and finally lock them to the components with problems. The other is that if the problem has not been solv...
Red burst problem Some manufacturers promote whether they can produce infrared lamps without red burst as a technical issue, as if red burst means low technology and no red burst means high technology...
I. Simple operation of general I/O Refer to MSP430X5XX datasheet.pdf 1.1 Introduction to I/O Features: l Multiple multiplexing and settings (i.e., whether to control input, output, whether to connect ...
Assuming the number of sampling points is 16 and the number of filter coefficients is 17, the number of points after FIR digital filtering should be 16+17-1=32 points. I want to calculate the effectiv...
[i=s]This post was last edited by dochance on 2015-3-24 22:04[/i] [size=6]GCC's processing process:[/size] [size=4]1. Preprocessing This stage is used to process all preprocessing instructions. [/size...
We know that microcontroller development tools generally include real-time online emulators and programmers. Among them, online emulators are very good tools, but they are also more expensive...[Details]
With the rapid development of intelligent control technology, computers and information technology, the trend of information appliances IA (Information Application), computers and communications integ...[Details]
introduction
MEMS is a high-tech that has flourished on the basis of integrated circuit production technology and dedicated micro-electromechanical processing methods. Pressure sensors develop...[Details]
0 Introduction
High-precision current source can provide high-precision current supply for precision instruments, and is suitable for automatic measurement tasks of various resistors in semico...[Details]
The DisplayPort interface standard is approved by the Video Electronics Standards Association (VESA) to provide an open, scalable standard for the entire industry. The development of DisplayPort ca...[Details]
1 Load Regulation
Changes in power supply load will cause changes in power supply output. When the load increases, the output decreases, and vice versa, when the load decreases, the output inc...[Details]
Direct digital frequency synthesis (DDS) has fast frequency switching and modulation capabilities and is widely used. However, when low power consumption and low cost are the main considerations, D...[Details]
1 Introduction
Lijia'an Yellow River Diversion Culvert is a large gravity diversion gate in the lower reaches of the Yellow River. The Yellow River Diversion Culvert is located in Lijia'an Vi...[Details]
In recent years, the application of single-chip microcomputer systems in the field of industrial measurement and control has become more and more extensive. However, for industrial sites with harsh...[Details]
The circuit has overcharge protection, over-discharge protection, over-current protection and short-circuit protection functions. Its working principle is analyzed as follows:
1 Normal state
...[Details]
0 Introduction
This paper designs a dot matrix LED text display screen that is easy to update, expandable, and low-cost. The ways to reduce costs are: ① Use the Bluetooth data transmission...[Details]
Since the implementation of the self-weight toll collection system, the highway administration has not only high requirements for the vehicle axle recognition rate, but also requires a long service li...[Details]
0 Introduction
The tobacco leaf curing process is a key step in producing high-quality tobacco leaves, and the quality of flue-cured tobacco is closely related to the temperature and humidit...[Details]
0 Introduction
In the fields of petroleum, chemical industry, metallurgy, electricity, textile, light industry, water conservancy and other industries and scientific research, relevant pressur...[Details]
Tags: digitization, analog technology, digital technology
1. Introduction
The ability of digital electronics to quickly and accurately collect image, voice and audio data from our...[Details]
Embedded System
京公网安备 11010802033920号
EEWORLD
