EEWORLDEEWORLDEEWORLD

Part Number

Search

P4KE18CT

Description
Trans Voltage Suppressor Diode, 400W, 15.3V V(RWM), Bidirectional, 1 Element, Silicon, DO-204AL, ROHS COMPLIANT, PLASTIC, DO-41, 2 PIN
CategoryDiscrete semiconductor    diode   
File Size187KB,4 Pages
ManufacturerLittelfuse
Websitehttp://www.littelfuse.com
Environmental Compliance
Download Datasheet Parametric View All

P4KE18CT Overview

Trans Voltage Suppressor Diode, 400W, 15.3V V(RWM), Bidirectional, 1 Element, Silicon, DO-204AL, ROHS COMPLIANT, PLASTIC, DO-41, 2 PIN

P4KE18CT Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?conform to
MakerLittelfuse
Parts packaging codeDO-41
package instructionO-PALF-W2
Contacts2
Reach Compliance Codenot_compliant
ECCN codeEAR99
Other featuresLOW IMPEDANCE
Maximum breakdown voltage19.8 V
Minimum breakdown voltage16.2 V
Shell connectionISOLATED
ConfigurationSINGLE
Diode component materialsSILICON
Diode typeTRANS VOLTAGE SUPPRESSOR DIODE
JEDEC-95 codeDO-204AL
JESD-30 codeO-PALF-W2
JESD-609 codee3
Humidity sensitivity level2
Maximum non-repetitive peak reverse power dissipation400 W
Number of components1
Number of terminals2
Maximum operating temperature175 °C
Minimum operating temperature-55 °C
Package body materialPLASTIC/EPOXY
Package shapeROUND
Package formLONG FORM
Peak Reflow Temperature (Celsius)260
polarityBIDIRECTIONAL
Maximum power dissipation1 W
Certification statusNot Qualified
Maximum repetitive peak reverse voltage15.3 V
surface mountNO
technologyAVALANCHE
Terminal surfaceMatte Tin (Sn)
Terminal formWIRE
Terminal locationAXIAL
Maximum time at peak reflow temperature30
Silicon Avalanche Diodes
400W Axial Leaded Transient Voltage Supressors
RoHS
FEATURES
P4KE Series
®
RoHS
compliant
Plastic package
Glass passivated chip junction in DO-41 Package
400W surge capability at 10/1000 µs wave form
Excellent clamping capability
Low zener impedance
Fast response time: typically less than 1.0ps from 0 Volts
to BV min.
Typical IR less than 1µA above 10V
(9.5mm) lead length, 5lbs., (2.3kg) tension
Agency Approvals:
Recognized under the Components Program
of Underwriters Laboratories.
Agency File Number:
E128662
MAXIMUM RATINGS AND CHARACTERISTICS
@25˚C AMBIENT TEMPERATURE (unless otherwise noted)
PARAMETER
Peak Pulse Power Dissipation at
TA=25˚C, TP=1ms (note 1)
Steady State Power Dissipation at
TL=75˚C, Lead lenghts .375”,
(9.5mm)(note2)
Peak Forward Surge Current, 8.3ms
Single Half SIne Wave Superimposed
on Rated Load, (JEDEC Method)
(note 3)
Operating junction and Storage
Temperature Range
IFSM
40
Amps
SYMBOL
PPPM
VALUE
Min
400
UNIT
Watts
ORDERING INFORMATION
P4KE
CA
Voltage
Bi-Directional
5% Voltage Tolerance
Packaging Option
B= Bulk (500 pcs)
T= Tape and reeled (5000 pcs)
PM(AV)
1
Watts
Tj, TsTG -55 to +175
°C
Notes:
1. Non-repetitive current pulse , per Fig. 3 and derated above
TA=25˚C per Fig 2.
2. 8.3ms single half sine-wave , or equivalent square wave, Duty
cycle = 4 pulses per minutes maximum.
Mechanical Specifications:
Weight:
Case:
Mounting Position:
Polarity:
Terminal:
0.012ounce, 0.3 gram
JEDEC DO-41 Molded Plastic over
passivated junction
Any
Color band denotes cathode except
Bipolar
Plated Axial leads, solderable per
MIL-STD-750, Method 2026
282
w w w. l i t t e l f u s e . c o m
2808 Calculation shift problem
I made a mistake in left shifting 15 bits when doing the 2808 algorithm. The specific procedure is as follows Uint32 ti; Uint32 text1;ti=15; text1=(1ti); Calculate 14 bits can be moved, I don't know w...
lijian810312 Microcontroller MCU
【Information】Using Cyclone V FPGA to realize smart grid automation
Optimal control of new or updated smart grids requires end-to-end communications and an efficient power supply network, especially the transmission and distribution (T&D) substations. To support autom...
chenzhufly FPGA/CPLD
Using the real-time clock chip DS1305 to start the data acquisition system
Using the real-time clock chip DS1305 to start the data acquisition system Abstract: This paper introduces the function and structure of the serial clock chip DS1305 and the power switch circuit desig...
韶华潇潇 DSP and ARM Processors
Crosstalk Suppression Analysis of Small Pitch QFN Package PCB Design
[align=left][color=#000]1. Introduction[/color][/align][align=left][color=#000] With the development trend of high-speed and high-density circuit design, QFN packages have been used in 0.5mm pitch or ...
maylove Analogue and Mixed Signal
How to set directory snapshot under sql ce?
I am a novice and have just started EVC programming. Can anyone help me? After setting up the directory snapshot, I can check whether the database is connected correctly. It seems that I need a user n...
foster Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1541  513  1444  634  1581  32  11  30  13  14 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号