STI361000A-60GC datasheet, PDF

STI361000A-60GC: DescriptionFast Page DRAM Module, 1MX36, 60ns, CMOS, SIMM-72; Categorystorage storage; File Size220KB，6 Pages; ManufacturerSimple Tech Inc.

Download Datasheet Parametric View All

STI361000A-60GC Overview

Fast Page DRAM Module, 1MX36, 60ns, CMOS, SIMM-72

Parameter Name	Attribute value
Maker	Simple Tech Inc.
package instruction	SIMM-72
Reach Compliance Code	unknown
access mode	FAST PAGE
Maximum access time	60 ns
Other features	RAS ONLY/CAS BEFORE RAS/HIDDEN REFRESH
Spare memory width	18
JESD-30 code	R-XSMA-N72
memory density	37748736 bit
Memory IC Type	FAST PAGE DRAM MODULE
memory width	36
Number of functions	1
Number of ports	1
Number of terminals	72
word count	1048576 words
character code	1000000
Operating mode	ASYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	1MX36
Output characteristics	3-STATE
Package body material	UNSPECIFIED
Package shape	RECTANGULAR
Package form	MICROELECTRONIC ASSEMBLY
Certification status	Not Qualified
refresh cycle	1024
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	NO LEAD
Terminal location	SINGLE

Show the process of WEBENCH design + photodiode conditioning circuit: [color=#555555]Photodiodes are commonly used devices in light sensing circuits, but their conditioning circuits are generally not easy to design. Let's take a look at how WEBENCH performs. [/color][li...; tianshuihu Analogue and Mixed Signal

AD9627 chip for SDR (Software Radio): AD9627 chip for SDR (software radio): 12bit, 80MSPS, 105MSPS, 125MSPS, 150MSPS, 1.8V Dual ADC...; chenxing RF/Wirelessly

Ask weakly: [i=s]This post was last edited by paulhyde on 2014-9-15 09:00[/i] The ChipCoins deducted from downloading posts with selling prices belong to the poster? Is this a way to earn ChipCoins?...; zhanghailong Electronics Design Contest

When the input signals of SN74ABT541 are different, the output is disturbed: As shown in the figure below, only A1, A2, and A3 are input. A1 inputs a PWM signal with a duty cycle of 0.2, A2 and A3 input high level, Y1 outputs normal, Y2 and Y3 outputs seem to be affected by Y1...; syn222 Analog electronics

Wristband Phone: "ATTACH" designed by Zhu Guozhu, a Hong Kong "design innovation" company, breaks the general public's preconceived impression of the appearance of mobile phones. The body can be unfolded and rolled up...; ZYXWVU Creative Market

Interview Questions: 1 What are setup and hold time? Setup time and hold time. Setup time refers to the time that the data signal needs to remain unchanged before the clock edge. Hold time refers to the time that the data...; ruopu PCB Design

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components