EEWORLDEEWORLDEEWORLD

Part Number

Search

ADUM2400BRIZ-RL

Description
Quad-Channel Digital Isolator
CategoryAnalog mixed-signal IC    Drivers and interfaces   
File Size535KB,24 Pages
ManufacturerADI
Websitehttps://www.analog.com
Environmental Compliance
Download Datasheet Parametric View All

ADUM2400BRIZ-RL Online Shopping

Suppliers Part Number Price MOQ In stock  
ADUM2400BRIZ-RL - - View Buy Now

ADUM2400BRIZ-RL Overview

Quad-Channel Digital Isolator

ADUM2400BRIZ-RL Parametric

Parameter NameAttribute value
Source Url Status Check Date2013-05-01 14:56:50.408
Brand NameAnalog Devices Inc
Is it lead-free?Contains lead
Is it Rohs certified?conform to
MakerADI
Parts packaging codeSOIC
package instructionSOP,
Contacts16
Manufacturer packaging codeRI-16-1
Reach Compliance Codecompliant
ECCN codeEAR99
Interface integrated circuit typeINTERFACE CIRCUIT
JESD-30 codeR-PDSO-G16
JESD-609 codee3
length12.75 mm
Humidity sensitivity level3
Number of functions1
Number of terminals16
Maximum operating temperature105 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)260
Maximum seat height2.64 mm
Maximum supply voltage5.5 V
Minimum supply voltage2.7 V
Nominal supply voltage3 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceMatte Tin (Sn)
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperature30
width7.5 mm

ADUM2400BRIZ-RL Preview

Data Sheet
FEATURES
Low power operation
5 V operation
1.0 mA per channel maximum @ 0 Mbps to 2 Mbps
3.5 mA per channel maximum @ 10 Mbps
31 mA per channel maximum @ 90 Mbps
3 V operation
0.7 mA per channel maximum @ 0 Mbps to 2 Mbps
2.1 mA per channel maximum @ 10 Mbps
20 mA per channel maximum @ 90 Mbps
Bidirectional communication
3 V/5 V level translation
High temperature operation: 105°C
High data rate: dc to 90 Mbps (NRZ)
Precise timing characteristics
2 ns maximum pulse width distortion
2 ns maximum channel-to-channel matching
High common-mode transient immunity: >25 kV/μs
Output enable function
16-lead SOIC wide body package version (RW-16)
16-lead SOIC wide body enhanced creepage version (RI-16)
Safety and regulatory approvals
(RI-16 package)
UL recognition: 5000 V rms for 1 minute per UL 1577
CSA Component Acceptance Notice 5A
IEC 60601-1: 250 V rms (reinforced)
IEC 60950-1: 400 V rms (reinforced)
VDE Certificate of Conformity
DIN V VDE V 0884-10 (VDE V 0884-10):2006-12
V
IORM
= 846 V peak
Quad-Channel Digital Isolators
ADuM2400/ADuM2401/ADuM2402
FUNCTIONAL BLOCK DIAGRAMS
V
DD1 1
GND
1 2
V
IA 3
V
IB 4
V
IC 5
V
ID 6
NC
7
GND
1 8
ENCODE
ENCODE
ENCODE
ENCODE
DECODE
DECODE
DECODE
DECODE
ADuM2400
16
V
DD2
15
GND
2
14
V
OA
13
V
OB
12
V
OC
11
V
OD
05007-001
05007-003
05007-002
10
V
E2
9
GND
2
Figure 1.
ADuM2400
V
DD1 1
GND
1 2
V
IA 3
V
IB 4
V
IC 5
V
OD 6
V
E1 7
GND
1 8
ENCODE
ENCODE
ENCODE
DECODE
DECODE
DECODE
DECODE
ENCODE
ADuM2401
16
15
14
13
12
11
10
9
V
DD2
GND
2
V
OA
V
OB
V
OC
V
ID
V
E2
GND
2
Figure 2.
ADuM2401
V
DD1 1
GND
1 2
V
IA 3
V
IB 4
V
OC 5
V
OD 6
V
E1 7
GND
1 8
ENCODE
ENCODE
DECODE
DECODE
DECODE
DECODE
ENCODE
ENCODE
ADuM2402
16
15
14
13
12
11
10
9
V
DD2
GND
2
V
OA
V
OB
V
IC
V
ID
V
E2
GND
2
APPLICATIONS
General-purpose, high voltage, multichannel isolation
Medical equipment
Motor drives
Power supplies
Figure 3.
ADuM2402
ture and lifetime effects are eliminated with the simple
iCoupler
digital interfaces and stable performance characteristics. Further-
more,
iCoupler
devices run at one-tenth to one-sixth the power
of optocouplers at comparable signal data rates.
The
ADuM2400/ADuM2401/ADuM2402
isolators provide four
independent isolation channels in a variety of channel configura-
tions and data rates (see the Ordering Guide). The
ADuM2400/
ADuM2401/ADuM2402
models operate with the supply voltage
of either side ranging from 2.7 V to 5.5 V, providing compatibil-
ity with lower voltage systems as well as enabling a voltage
translation functionality across the isolation barrier. In addition,
the
ADuM2400/ADuM2401/ADuM2402
provide low pulse
width distortion (<2 ns for CRWZ grade) and tight channel-to-
channel matching (<2 ns for CRWZ grade). The
ADuM2400/
ADuM2401/ADuM2402
isolators have a patented refresh feature
that ensures dc correctness in the absence of input logic transitions
and during power-up/power-down conditions.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©2005–2015 Analog Devices, Inc. All rights reserved.
Technical Support
www.analog.com
GENERAL DESCRIPTION
The
ADuM2400/ADuM2401/ADuM2402
1
are 4-channel digital
isolators based on Analog Devices, Inc., iCoupler® technology.
Combining high speed CMOS and monolithic air core transformer
technology, these isolation components provide outstanding
performance characteristics that are superior to alternatives, such
as optocoupler devices.
By avoiding the use of LEDs and photodiodes,
iCoupler
devices
remove the design difficulties commonly associated with opto-
couplers. The typical optocoupler concerns regarding uncertain
current transfer ratios, nonlinear transfer functions, and tempera
1
Protected by U.S. Patents 5,952,849; 6,873,065; and 7,075,329.
Document Feedback
Rev. F
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
ADuM2400/ADuM2401/ADuM2402
TABLE OF CONTENTS
Features .............................................................................................. 1
Applications ....................................................................................... 1
General Description ......................................................................... 1
Functional Block Diagrams ............................................................. 1
Revision History ............................................................................... 2
Specifications..................................................................................... 3
Electrical Characteristics—5 V Operation................................ 3
Electrical Characteristics—3 V Operation................................ 5
Electrical Characteristics—Mixed 5 V/3 V or 3 V/5 V
Operation....................................................................................... 7
Package Characteristics ............................................................. 10
Regulatory Information ............................................................. 10
Insulation and Safety-Related Specifications .......................... 10
DIN V VDE V 0884-10 (VDE V 0884-10) Insulation
Characteristics ............................................................................ 11
Data Sheet
Recommended Operating Conditions .................................... 11
Absolute Maximum Ratings ......................................................... 12
ESD Caution................................................................................ 12
Pin Configurations and Function Descriptions ......................... 13
Typical Performance Characteristics ........................................... 16
Application Information ................................................................ 18
PC Board Layout ........................................................................ 18
Propagation Delay-Related Parameters................................... 18
DC Correctness and Magnetic Field Immunity.......................... 18
Power Consumption .................................................................. 19
Insulation Lifetime ..................................................................... 20
Outline Dimensions ....................................................................... 21
Ordering Guide .......................................................................... 22
REVISION HISTORY
7/15—Rev. E to Rev. F
Changes to Table 5 and Table 6 ..................................................... 10
Updated Outline Dimensions ....................................................... 21
Changes to Ordering Guide .......................................................... 22
2/12—Rev. D to Rev. E
Created Hyperlink for Safety and Regulatory Approvals
Entry in Features Section................................................................. 1
Change to PC Board Layout Section ............................................ 18
8/11—Rev. C to Rev. D
Added 16-Lead SOIC_IC .................................................. Universal
Changes to Features Section and General Description
Section ................................................................................................ 1
Changes to Table 5 and Table 6 ..................................................... 10
Changes to Table 8 Endnote .......................................................... 11
Updated Outline Dimensions ....................................................... 21
Changes to Ordering Guide .......................................................... 21
7/08—Rev. B to Rev. C
Changes to Layout ............................................................................ 1
Changes to Table 6 .......................................................................... 10
6/07—Rev. A to Rev. B
Updated VDE Certification Throughout .......................................1
Changes to Features and Note 1 ......................................................1
Changes to Figure 1, Figure 2, and Figure 3 ..................................1
Changes to Regulatory Information ............................................ 10
Changes to Table 7.......................................................................... 11
Changes to Insulation Lifetime Section ...................................... 20
Updated Outline Dimensions ....................................................... 21
Changes to Ordering Guide .......................................................... 21
1/06—Rev. 0 to Rev. A
Changes to Regulatory Information Section .............................. 13
Updated Outline Dimensions ....................................................... 23
Changes to Ordering Guide .......................................................... 23
9/05—Revision 0: Initial Version
Rev. F | Page 2 of 24
Data Sheet
SPECIFICATIONS
ELECTRICAL CHARACTERISTICS—5 V OPERATION
1
ADuM2400/ADuM2401/ADuM2402
4.5 V ≤ V
DD1
≤ 5.5 V, 4.5 V ≤ V
DD2
≤ 5.5 V. All minimum/maximum specifications apply over the entire recommended operation range,
unless otherwise noted. All typical specifications are at T
A
= 25°C, V
DD1
= V
DD2
= 5 V.
Table 1.
Parameter
DC SPECIFICATIONS
Input Supply Current per Channel, Quiescent
Output Supply Current per Channel, Quiescent
ADuM2400
Total Supply Current, Four Channels
2
DC to 2 Mbps
V
DD1
Supply Current
V
DD2
Supply Current
10 Mbps (BRWZ and CRWZ Grades Only)
V
DD1
Supply Current
V
DD2
Supply Current
90 Mbps (CRWZ Grade Only)
V
DD1
Supply Current
V
DD2
Supply Current
ADuM2401
Total Supply Current, Four Channels
2
DC to 2 Mbps
V
DD1
Supply Current
V
DD2
Supply Current
10 Mbps (BRWZ and CRWZ Grades Only)
V
DD1
Supply Current
V
DD2
Supply Current
90 Mbps (CRWZ Grade Only)
V
DD1
Supply Current
V
DD2
Supply Current
ADuM2402
Total Supply Current, Four Channels
2
DC to 2 Mbps
V
DD1
or V
DD2
Supply Current
10 Mbps (BRWZ and CRWZ Grades Only)
V
DD1
or V
DD2
Supply Current
90 Mbps (CRWZ Grade Only)
V
DD1
or V
DD2
Supply Current
For All Models
Input Currents
Logic High Input Threshold
Logic Low Input Threshold
Logic High Output Voltages
Logic Low Output Voltages
Symbol
I
DDI (Q)
I
DDO (Q)
Min
Typ
0.50
0.19
Max Unit
0.53 mA
0.21 mA
Test Conditions
I
DD1 (Q)
I
DD2 (Q)
I
DD1 (10)
I
DD2 (10)
I
DD1 (90)
I
DD2 (90)
2.2
0.9
8.6
2.6
70
18
2.8
1.4
mA
mA
DC to 1 MHz logic signal frequency
DC to 1 MHz logic signal frequency
5 MHz logic signal frequency
5 MHz logic signal frequency
45 MHz logic signal frequency
45 MHz logic signal frequency
10.6 mA
3.5
mA
100
25
mA
mA
I
DD1 (Q)
I
DD2 (Q)
I
DD1 (10)
I
DD2 (10)
I
DD1 (90)
I
DD2 (90)
1.8
1.2
7.1
4.1
57
31
2.4
1.8
9.0
5.0
82
43
mA
mA
mA
mA
mA
mA
DC to 1 MHz logic signal frequency
DC to 1 MHz logic signal frequency
5 MHz logic signal frequency
5 MHz logic signal frequency
45 MHz logic signal frequency
45 MHz logic signal frequency
I
DD1 (Q)
, I
DD2 (Q)
I
DD1 (10)
, I
DD2 (10)
I
DD1 (90)
, I
DD2 (90)
I
IA
, I
IB
, I
IC
,
I
ID
, I
E1
, I
E2
V
IH
, V
EH
V
IL
, V
EL
V
OAH
, V
OBH
,
V
OCH
, V
ODH
V
OAL
, V
OBL
,
V
OCL
, V
ODL
−10
2.0
1.5
5.6
44
2.1
7.0
62
mA
mA
mA
µA
V
V
V
V
V
V
V
DC to 1 MHz logic signal frequency
5 MHz logic signal frequency
45 MHz logic signal frequency
0 V ≤ V
IA
, V
IB
, V
IC
, V
ID
≤ V
DD1
or V
DD2
,
0 V ≤ V
E1
, V
E2
≤ V
DD1
or V
DD2
+0.01 +10
0.8
(V
DD1
or V
DD2
) − 0.1 5.0
(V
DD1
or V
DD2
) − 0.4 4.8
0.0
0.04
0.2
0.1
0.1
0.4
I
Ox
= −20 µA, V
Ix
= V
IxH
I
Ox
= −4 mA, V
Ix
= V
IxH
I
Ox
= 20 µA, V
Ix
= V
IxL
I
Ox
= 400 µA, V
Ix
= V
IxL
I
Ox
= 4 mA, V
Ix
= V
IxL
SWITCHING SPECIFICATIONS
ADuM2400ARWZ/ADuM2401ARWZ/
ADuM2402ARWZ
Minimum Pulse Width
3
Maximum Data Rate
4
Propagation Delay
5
Pulse Width Distortion, |t
PLH
− t
PHL
|
5
Propagation Delay Skew
6
Channel-to-Channel Matching
7
PW
t
PHL
, t
PLH
PWD
t
PSK
t
PSKCD/
t
PSKOD
1
50
65
1000 ns
Mbps
100 ns
40
ns
50
ns
50
ns
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
Rev. F | Page 3 of 24
ADuM2400/ADuM2401/ADuM2402
Parameter
ADuM2400BRWZ/ADuM2401BRWZ/
ADuM2402BRWZ
Minimum Pulse Width
3
Maximum Data Rate
4
Propagation Delay
5
Pulse Width Distortion, |t
PLH
− t
PHL
|
5
Change vs. Temperature
Propagation Delay Skew
6
Channel-to-Channel Matching,
Codirectional Channels
7
Channel-to-Channel Matching,
Opposing-Directional Channels
7
ADuM2400CRWZ/ADuM2401CRWZ/
ADuM2402CRWZ
Minimum Pulse Width
3
Maximum Data Rate
4
Propagation Delay
5
Pulse Width Distortion, |t
PLH
− t
PHL
|
5
Change vs. Temperature
Propagation Delay Skew
6
Channel-to-Channel Matching,
Codirectional Channels
7
Channel-to-Channel Matching,
Opposing-Directional Channels
7
For All Models
Output Disable Propagation Delay
(High/Low to High Impedance)
Output Enable Propagation Delay
(High Impedance to High/Low)
Output Rise/Fall Time (10% to 90%)
Common-Mode Transient Immunity at
Logic High Output
8
Common-Mode Transient Immunity at
Logic Low Output
8
Refresh Rate
Input Dynamic Supply Current per Channel
9
Output Dynamic Supply Current per Channel
9
1
2
Data Sheet
Min
Typ
Max Unit
Test Conditions
Symbol
PW
t
PHL
, t
PLH
PWD
t
PSK
t
PSKCD
t
PSKOD
10
20
32
5
100
50
3
15
3
6
ns
Mbps
ns
ns
ps/°C
ns
ns
ns
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
PW
t
PHL
, t
PLH
PWD
t
PSK
t
PSKCD
t
PSKOD
90
18
8.3
120
27
0.5
3
11.1 ns
Mbps
32
ns
2
ns
ps/°C
10
ns
2
ns
5
ns
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
t
PHZ
, t
PLH
t
PZH
, t
PZL
t
R
/t
F
|CM
H
|
|CM
L
|
f
r
I
DDI (D)
I
DDO (D)
6
6
2.5
35
35
1.2
0.19
0.05
8
8
ns
ns
ns
kV/µs
kV/µs
Mbps
mA/Mbps
mA/Mbps
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
V
Ix
= V
DD1
or V
DD2
, V
CM
= 1000 V,
transient magnitude = 800 V
V
Ix
= 0 V, V
CM
= 1000 V,
transient magnitude = 800 V
25
25
All voltages are relative to their respective ground.
Supply current values are for all four channels combined running at identical data rates. Output supply current values are specified with no output load present. The
supply current associated with an individual channel operating at a given data rate can be calculated as described in the Power Consumption section. See Figure 8
through Figure 10 for information on per channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 11 through Figure 15 for
total V
DD1
and V
DD2
supply currents as a function of data rate for
ADuM2400/ADuM2401/ADuM2402
channel configurations.
3
The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.
4
The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.
5
t
PHL
propagation delay is measured from the 50% level of the falling edge of the V
Ix
signal to the 50% level of the falling edge of the V
Ox
signal. t
PLH
propagation delay is
measured from the 50% level of the rising edge of the V
Ix
signal to the 50% level of the rising edge of the V
Ox
signal.
6
t
PSK
is the magnitude of the worst-case difference in t
PHL
or t
PLH
that is measured between units at the same operating temperature, supply voltages, and output load
within the recommended operating conditions.
7
Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of
the isolation barrier. Opposing directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with
inputs on opposing sides of the isolation barrier.
8
CM
H
is the maximum common-mode voltage slew rate that can be sustained while maintaining V
O
> 0.8 V
DD2
. CM
L
is the maximum common-mode voltage slew rate
that can be sustained while maintaining V
O
< 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient
magnitude is the range over which the common mode is slewed.
9
Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 8 through Figure 10 for information
on per channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating per channel supply current for a
given data rate.
Rev. F | Page 4 of 24
Data Sheet
ELECTRICAL CHARACTERISTICS—3 V OPERATION
1
ADuM2400/ADuM2401/ADuM2402
2.7 V ≤ V
DD1
≤ 3.6 V, 2.7 V ≤ V
DD2
≤ 3.6 V. All minimum/maximum specifications apply over the entire recommended operation range,
unless otherwise noted. All typical specifications are at T
A
= 25°C, V
DD1
= V
DD2
= 3.0 V.
Table 2.
Parameter
DC SPECIFICATIONS
Input Supply Current per Channel, Quiescent
Output Supply Current per Channel, Quiescent
ADuM2400
Total Supply Current, Four Channels
2
DC to 2 Mbps
V
DD1
Supply Current
V
DD2
Supply Current
10 Mbps (BRWZ and CRWZ Grades Only)
V
DD1
Supply Current
V
DD2
Supply Current
90 Mbps (CRWZ Grade Only)
V
DD1
Supply Current
V
DD2
Supply Current
ADuM2401
Total Supply Current, Four Channels
2
DC to 2 Mbps
V
DD1
Supply Current
V
DD2
Supply Current
10 Mbps (BRWZ and CRWZ Grades Only)
V
DD1
Supply Current
V
DD2
Supply Current
90 Mbps (CRWZ Grade Only)
V
DD1
Supply Current
V
DD2
Supply Current
ADuM2402
Total Supply Current, Four Channels
2
DC to 2 Mbps
V
DD1
or V
DD2
Supply Current
10 Mbps (BRWZ and CRWZ Grades Only)
V
DD1
or V
DD2
Supply Current
90 Mbps (CRWZ Grade Only)
V
DD1
or V
DD2
Supply Current
For All Models
Input Currents
Logic High Input Threshold
Logic Low Input Threshold
Logic High Output Voltages
Logic Low Output Voltages
Symbol
I
DDI (Q)
I
DDO (Q)
Min
Typ
0.26
0.11
Max Unit
0.31
0.14
mA
mA
Test Conditions
I
DD1 (Q)
I
DD2 (Q)
I
DD1 (10)
I
DD2 (10)
I
DD1 (90)
I
DD2 (90)
1.2
0.5
4.5
1.4
37
11
1.9
0.9
6.5
2.0
65
15
mA
mA
mA
mA
mA
mA
DC to 1 MHz logic signal frequency
DC to 1 MHz logic signal frequency
5 MHz logic signal frequency
5 MHz logic signal frequency
45 MHz logic signal frequency
45 MHz logic signal frequency
I
DD1 (Q)
I
DD2 (Q)
I
DD1 (10)
I
DD2 (10)
I
DD1 (90)
I
DD2 (90)
1.0
0.7
3.7
2.2
30
18
1.6
1.2
5.4
3.0
52
27
mA
mA
mA
mA
mA
mA
DC to 1 MHz logic signal frequency
DC to 1 MHz logic signal frequency
5 MHz logic signal frequency
5 MHz logic signal frequency
45 MHz logic signal frequency
45 MHz logic signal frequency
I
DD1 (Q)
, I
DD2 (Q)
I
DD1 (10)
, I
DD2 (10)
I
DD1 (90)
, I
DD2 (90)
I
IA
, I
IB
, I
IC
,
I
ID
, I
E1
, I
E2
V
IH
, V
EH
V
IL
, V
EL
V
OAH
, V
OBH
,
V
OCH
, V
ODH
V
OAL
, V
OBL
,
V
OCL
, V
ODL
−10
1.6
0.9
3.0
24
1.5
4.2
39
mA
mA
mA
µA
V
V
V
V
V
V
V
DC to 1 MHz logic signal frequency
5 MHz logic signal frequency
45 MHz logic signal frequency
0 V ≤ V
IA
, V
IB
, V
IC
, V
ID
≤ V
DD1
or V
DD2
,
0 V ≤ V
E1
, V
E2
≤ V
DD1
or V
DD2
+0.01 +10
0.4
(V
DD1
or V
DD2
) − 0.1 3.0
(V
DD1
or V
DD2
) − 0.4 2.8
0.0
0.04
0.2
0.1
0.1
0.4
I
Ox
= −20 µA, V
Ix
= V
IxH
I
Ox
= −4 mA, V
Ix
= V
IxH
I
Ox
= 20 µA, V
Ix
= V
IxL
I
Ox
= 400 µA, V
Ix
= V
IxL
I
Ox
= 4 mA, V
Ix
= V
IxL
SWITCHING SPECIFICATIONS
ADuM2400ARWZ/ADuM2401ARWZ/
ADuM2402ARWZ
Minimum Pulse Width
3
Maximum Data Rate
4
Propagation Delay
5
Pulse Width Distortion, |t
PLH
− t
PHL
|
5
Propagation Delay Skew
6
Channel-to-Channel Matching
7
PW
t
PHL
, t
PLH
PWD
t
PSK
t
PSKCD/
t
PSKOD
1
50
75
1000 ns
Mbps
100 ns
40
ns
50
ns
50
ns
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
Rev. F | Page 5 of 24
A look at the latest automotive technology trends in the world
· ECD Ovonics hydrogen fuel storage technology  · Honda Motor Co., Ltd. launches Super-Handling four-wheel drive system · Westport provides fuel injection systems for BMW Motor Co., Ltd.'s hydrogen fu...
frozenviolet Automotive Electronics
Wanli EK - USB debugging problem of STM32F board
USB debugging problem of Wanli's EK-STM32F board . Use the Joystickmouse DEMO provided by Wanli, compile and download it to the EK-STM32F board, then connect the USB cable to the CN5 USB port on the b...
LXQTHE1 stm32/stm8
【Keysight Call for Papers】DSO-X 3034A Tests Serial Port Compatibility of Communication Products
[i=s]This post was last edited by tziang on 2017-3-11 14:31[/i] [align=left][size=4][b]DSO-X 3034A Tests Serial Port Compatibility of Communication Products[/b][/size][/align][align=left] [b][color=#5...
tziang Test/Measurement
Confusion for beginners learning STM32
The board arrived on Monday, and I studied it for four days. I have a little understanding of the overall structure of M3, memory, and clock system reset, but I encountered problems in programming. No...
yangwm stm32/stm8
Please help me solve the AD10 visual grid problem
I would like to ask the experts, when I was drawing PCB with AD10, I wanted to use the P+T shortcut key for interactive routing, but I pressed the wrong key and pressed P+Y. After that, the visual gri...
桔梗望 PCB Design
【Notice】EEWORLD Download Center "Data Upload Rules" updated
[align=left][color=#000000] In order to make the download center more convenient and efficient in serving forum members, the administrators have formulated new and stricter rules for uploading data. W...
okhxyyo Download Centre

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1410  2595  223  1156  618  29  53  5  24  13 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号