Changes to Ordering Guide .......................................................... 23
9/05—Revision 0: Initial Version
Rev. F | Page 2 of 24
Data Sheet
SPECIFICATIONS
ELECTRICAL CHARACTERISTICS—5 V OPERATION
1
ADuM2400/ADuM2401/ADuM2402
4.5 V ≤ V
DD1
≤ 5.5 V, 4.5 V ≤ V
DD2
≤ 5.5 V. All minimum/maximum specifications apply over the entire recommended operation range,
unless otherwise noted. All typical specifications are at T
A
= 25°C, V
DD1
= V
DD2
= 5 V.
Table 1.
Parameter
DC SPECIFICATIONS
Input Supply Current per Channel, Quiescent
Output Supply Current per Channel, Quiescent
ADuM2400
Total Supply Current, Four Channels
2
DC to 2 Mbps
V
DD1
Supply Current
V
DD2
Supply Current
10 Mbps (BRWZ and CRWZ Grades Only)
V
DD1
Supply Current
V
DD2
Supply Current
90 Mbps (CRWZ Grade Only)
V
DD1
Supply Current
V
DD2
Supply Current
ADuM2401
Total Supply Current, Four Channels
2
DC to 2 Mbps
V
DD1
Supply Current
V
DD2
Supply Current
10 Mbps (BRWZ and CRWZ Grades Only)
V
DD1
Supply Current
V
DD2
Supply Current
90 Mbps (CRWZ Grade Only)
V
DD1
Supply Current
V
DD2
Supply Current
ADuM2402
Total Supply Current, Four Channels
2
DC to 2 Mbps
V
DD1
or V
DD2
Supply Current
10 Mbps (BRWZ and CRWZ Grades Only)
V
DD1
or V
DD2
Supply Current
90 Mbps (CRWZ Grade Only)
V
DD1
or V
DD2
Supply Current
For All Models
Input Currents
Logic High Input Threshold
Logic Low Input Threshold
Logic High Output Voltages
Logic Low Output Voltages
Symbol
I
DDI (Q)
I
DDO (Q)
Min
Typ
0.50
0.19
Max Unit
0.53 mA
0.21 mA
Test Conditions
I
DD1 (Q)
I
DD2 (Q)
I
DD1 (10)
I
DD2 (10)
I
DD1 (90)
I
DD2 (90)
2.2
0.9
8.6
2.6
70
18
2.8
1.4
mA
mA
DC to 1 MHz logic signal frequency
DC to 1 MHz logic signal frequency
5 MHz logic signal frequency
5 MHz logic signal frequency
45 MHz logic signal frequency
45 MHz logic signal frequency
10.6 mA
3.5
mA
100
25
mA
mA
I
DD1 (Q)
I
DD2 (Q)
I
DD1 (10)
I
DD2 (10)
I
DD1 (90)
I
DD2 (90)
1.8
1.2
7.1
4.1
57
31
2.4
1.8
9.0
5.0
82
43
mA
mA
mA
mA
mA
mA
DC to 1 MHz logic signal frequency
DC to 1 MHz logic signal frequency
5 MHz logic signal frequency
5 MHz logic signal frequency
45 MHz logic signal frequency
45 MHz logic signal frequency
I
DD1 (Q)
, I
DD2 (Q)
I
DD1 (10)
, I
DD2 (10)
I
DD1 (90)
, I
DD2 (90)
I
IA
, I
IB
, I
IC
,
I
ID
, I
E1
, I
E2
V
IH
, V
EH
V
IL
, V
EL
V
OAH
, V
OBH
,
V
OCH
, V
ODH
V
OAL
, V
OBL
,
V
OCL
, V
ODL
−10
2.0
1.5
5.6
44
2.1
7.0
62
mA
mA
mA
µA
V
V
V
V
V
V
V
DC to 1 MHz logic signal frequency
5 MHz logic signal frequency
45 MHz logic signal frequency
0 V ≤ V
IA
, V
IB
, V
IC
, V
ID
≤ V
DD1
or V
DD2
,
0 V ≤ V
E1
, V
E2
≤ V
DD1
or V
DD2
+0.01 +10
0.8
(V
DD1
or V
DD2
) − 0.1 5.0
(V
DD1
or V
DD2
) − 0.4 4.8
0.0
0.04
0.2
0.1
0.1
0.4
I
Ox
= −20 µA, V
Ix
= V
IxH
I
Ox
= −4 mA, V
Ix
= V
IxH
I
Ox
= 20 µA, V
Ix
= V
IxL
I
Ox
= 400 µA, V
Ix
= V
IxL
I
Ox
= 4 mA, V
Ix
= V
IxL
SWITCHING SPECIFICATIONS
ADuM2400ARWZ/ADuM2401ARWZ/
ADuM2402ARWZ
Minimum Pulse Width
3
Maximum Data Rate
4
Propagation Delay
5
Pulse Width Distortion, |t
PLH
− t
PHL
|
5
Propagation Delay Skew
6
Channel-to-Channel Matching
7
PW
t
PHL
, t
PLH
PWD
t
PSK
t
PSKCD/
t
PSKOD
1
50
65
1000 ns
Mbps
100 ns
40
ns
50
ns
50
ns
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
Rev. F | Page 3 of 24
ADuM2400/ADuM2401/ADuM2402
Parameter
ADuM2400BRWZ/ADuM2401BRWZ/
ADuM2402BRWZ
Minimum Pulse Width
3
Maximum Data Rate
4
Propagation Delay
5
Pulse Width Distortion, |t
PLH
− t
PHL
|
5
Change vs. Temperature
Propagation Delay Skew
6
Channel-to-Channel Matching,
Codirectional Channels
7
Channel-to-Channel Matching,
Opposing-Directional Channels
7
ADuM2400CRWZ/ADuM2401CRWZ/
ADuM2402CRWZ
Minimum Pulse Width
3
Maximum Data Rate
4
Propagation Delay
5
Pulse Width Distortion, |t
PLH
− t
PHL
|
5
Change vs. Temperature
Propagation Delay Skew
6
Channel-to-Channel Matching,
Codirectional Channels
7
Channel-to-Channel Matching,
Opposing-Directional Channels
7
For All Models
Output Disable Propagation Delay
(High/Low to High Impedance)
Output Enable Propagation Delay
(High Impedance to High/Low)
Output Rise/Fall Time (10% to 90%)
Common-Mode Transient Immunity at
Logic High Output
8
Common-Mode Transient Immunity at
Logic Low Output
8
Refresh Rate
Input Dynamic Supply Current per Channel
9
Output Dynamic Supply Current per Channel
9
1
2
Data Sheet
Min
Typ
Max Unit
Test Conditions
Symbol
PW
t
PHL
, t
PLH
PWD
t
PSK
t
PSKCD
t
PSKOD
10
20
32
5
100
50
3
15
3
6
ns
Mbps
ns
ns
ps/°C
ns
ns
ns
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
PW
t
PHL
, t
PLH
PWD
t
PSK
t
PSKCD
t
PSKOD
90
18
8.3
120
27
0.5
3
11.1 ns
Mbps
32
ns
2
ns
ps/°C
10
ns
2
ns
5
ns
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
t
PHZ
, t
PLH
t
PZH
, t
PZL
t
R
/t
F
|CM
H
|
|CM
L
|
f
r
I
DDI (D)
I
DDO (D)
6
6
2.5
35
35
1.2
0.19
0.05
8
8
ns
ns
ns
kV/µs
kV/µs
Mbps
mA/Mbps
mA/Mbps
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
C
L
= 15 pF, CMOS signal levels
V
Ix
= V
DD1
or V
DD2
, V
CM
= 1000 V,
transient magnitude = 800 V
V
Ix
= 0 V, V
CM
= 1000 V,
transient magnitude = 800 V
25
25
All voltages are relative to their respective ground.
Supply current values are for all four channels combined running at identical data rates. Output supply current values are specified with no output load present. The
supply current associated with an individual channel operating at a given data rate can be calculated as described in the Power Consumption section. See Figure 8
through Figure 10 for information on per channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 11 through Figure 15 for
total V
DD1
and V
DD2
supply currents as a function of data rate for
ADuM2400/ADuM2401/ADuM2402
channel configurations.
3
The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.
4
The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.
5
t
PHL
propagation delay is measured from the 50% level of the falling edge of the V
Ix
signal to the 50% level of the falling edge of the V
Ox
signal. t
PLH
propagation delay is
measured from the 50% level of the rising edge of the V
Ix
signal to the 50% level of the rising edge of the V
Ox
signal.
6
t
PSK
is the magnitude of the worst-case difference in t
PHL
or t
PLH
that is measured between units at the same operating temperature, supply voltages, and output load
within the recommended operating conditions.
7
Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of
the isolation barrier. Opposing directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with
inputs on opposing sides of the isolation barrier.
8
CM
H
is the maximum common-mode voltage slew rate that can be sustained while maintaining V
O
> 0.8 V
DD2
. CM
L
is the maximum common-mode voltage slew rate
that can be sustained while maintaining V
O
< 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient
magnitude is the range over which the common mode is slewed.
9
Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 8 through Figure 10 for information
on per channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating per channel supply current for a
given data rate.
Rev. F | Page 4 of 24
Data Sheet
ELECTRICAL CHARACTERISTICS—3 V OPERATION
1
ADuM2400/ADuM2401/ADuM2402
2.7 V ≤ V
DD1
≤ 3.6 V, 2.7 V ≤ V
DD2
≤ 3.6 V. All minimum/maximum specifications apply over the entire recommended operation range,
unless otherwise noted. All typical specifications are at T
· ECD Ovonics hydrogen fuel storage technology · Honda Motor Co., Ltd. launches Super-Handling four-wheel drive system · Westport provides fuel injection systems for BMW Motor Co., Ltd.'s hydrogen fu...
USB debugging problem of Wanli's EK-STM32F board . Use the Joystickmouse DEMO provided by Wanli, compile and download it to the EK-STM32F board, then connect the USB cable to the CN5 USB port on the b...
[i=s]This post was last edited by tziang on 2017-3-11 14:31[/i] [align=left][size=4][b]DSO-X 3034A Tests Serial Port Compatibility of Communication Products[/b][/size][/align][align=left] [b][color=#5...
The board arrived on Monday, and I studied it for four days. I have a little understanding of the overall structure of M3, memory, and clock system reset, but I encountered problems in programming. No...
I would like to ask the experts, when I was drawing PCB with AD10, I wanted to use the P+T shortcut key for interactive routing, but I pressed the wrong key and pressed P+Y. After that, the visual gri...
[align=left][color=#000000] In order to make the download center more convenient and efficient in serving forum members, the administrators have formulated new and stricter rules for uploading data. W...
For 80,000
ZTE
(000063.SZ) employees and more Chinese ICT (information and communication technology) industry practitioners, the news from across the ocean on the evening of April 16 kept t...[Details]
In the
AI
boom, the most talked about is
neural network
. However,
AI
is much more than that. Let's learn about the relevant content with the network communication editor.
...[Details]
On April 24, Sungrow released its annual financial report. The report shows that in 2017, Sungrow's global shipments reached 16.5GW, of which domestic shipments reached 13.2GW, a year-on-year incre...[Details]
In the actual project development process, we often need to get the running time of a section of code. The usual method is to use an oscilloscope to measure it. This blog post will use SysTick to acc...[Details]
Timing and protocol are two key points in digital system debugging, and they are also where logic analyzers can play their most valuable role. How can we use a logic analyzer to quickly complete wiri...[Details]
There has been a lot of news about Huawei
phones
recently
. At the
Huawei
Global Analyst Conference
on the 17th
,
Huawei
announced that it will launch
5G
phones
in the seco...[Details]
I slightly changed the lyrics of Yu Quan's song "Running", which seems to be
a reflection of the current state of
Huawei Cloud
. At the annual Huawei Analyst Conference held on April 17,
Zh...[Details]
This program mainly uses the comparison output function of the timer to generate PWM waves to control the LED. The comparison output of timer A corresponds to P2.3 P2.4. Therefore, a matching working...[Details]
1. Brief description A summary of "How to build uClinux kernel transplantation on ARMSYS development board with S3C44B0X as core", including the analysis of Bootloader function and the key co...[Details]
1. Introduction to MC68K CPU The MC683xx series of microcontrollers are composed of the famous MOTOROLA 32-bit microprocessors such as MC68K, 68020, 68040, and the compatible 68K, CPU32, CPU3...[Details]
As cryptocurrency continues to gain popularity, a technology hidden behind it has attracted more attention from the world, that is the now hotly debated
blockchain
. Let's follow the embedd...[Details]
As the weather gets colder, the way the north and south spend the winter has become a hot topic and people talk about it. Although the north is particularly cold, because there is heating, it can s...[Details]
In 2018, the National Development and Reform Commission issued a new photovoltaic subsidy policy. The benchmark on-grid electricity price was significantly reduced, the return on investment decreased,...[Details]
Mobile communication resale business means that enterprises can contract part of the communication network usage rights from basic telecommunications operators, repackage them into their own brands...[Details]
Why does MCU have a watchdog? With this question, let's learn about watchdogs. Even the 51 single-chip microcomputer has a watchdog, which shows that this dog has a special meaning to us. The purpose...[Details]