V54C3128804VCUI6EPC datasheet, PDF

Datasheet> All Categories > storage> storage> V54C3128804VCUI6EPC

V54C3128804VCUI6EPC: DescriptionSynchronous DRAM, 16MX8, CMOS, PDSO54, 0.400 INCH, GREEN, PLASTIC, TSOP2-54; Categorystorage storage; File Size691KB，56 Pages; ManufacturerProMOS Technologies Inc

Download Datasheet Parametric View All

V54C3128804VCUI6EPC Overview

Synchronous DRAM, 16MX8, CMOS, PDSO54, 0.400 INCH, GREEN, PLASTIC, TSOP2-54

V54C3128804VCUI6EPC Parametric

Parameter Name	Attribute value
Maker	ProMOS Technologies Inc
Parts packaging code	TSOP2
package instruction	TSOP2,
Contacts	54
Reach Compliance Code	compliant
ECCN code	EAR99
access mode	FOUR BANK PAGE BURST
Other features	AUTO/SELF REFRESH
JESD-30 code	R-PDSO-G54
length	22.38 mm
memory density	134217728 bit
Memory IC Type	SYNCHRONOUS DRAM
memory width	8
Number of functions	1
Number of ports	1
Number of terminals	54
word count	16777216 words
character code	16000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	125 °C
Minimum operating temperature	-40 °C
organize	16MX8
Package body material	PLASTIC/EPOXY
encapsulated code	TSOP2
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE
Certification status	Not Qualified
Maximum seat height	1.2 mm
self refresh	YES
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	3 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	AUTOMOTIVE
Terminal form	GULL WING
Terminal pitch	0.8 mm
Terminal location	DUAL
width	10.16 mm

Preview

Download Datasheet

View All

V54C3128(16/80/40)4VC

128Mbit SDRAM

3.3 VOLT, TSOP II / BGA PACKAGE

8M X 16, 16M X 8, 32M X 4

System Frequency (f

)

Clock Cycle Time (t

CK3

)

Clock Access Time (t

AC3

) CAS Latency = 3

Clock Access Time (t

AC2

) CAS Latency = 2

200 MHz

5 ns

4.5 ns

166 MHz

6 ns

5.4 ns

7PC

143 MHz

7 ns

5.4 ns

143 MHz

7 ns

5.4 ns

6 ns

100 MHz

10 ns

6 ns

Features

■

4 banks x 2Mbit x 16 organization

4 banks x 4Mbit x 8 organization

4 banks x 8Mbit x 4 organization

High speed data transfer rates up to 200 MHz

Full Synchronous Dynamic RAM, with all signals

referenced to clock rising edge

Single Pulsed RAS Interface

Data Mask for Read/Write Control

Four Banks controlled by BA0 & BA1

Programmable CAS Latency: 2, 3

Programmable Wrap Sequence: Sequential or

Interleave

Programmable Burst Length:

1, 2, 4, 8, and full page for Sequential Type

1, 2, 4, 8 for Interleave Type

Multiple Burst Read with Single Write Operation

Automatic and Controlled Precharge Command

Random Column Address every CLK (1-N Rule)

Power Down Mode

Auto Refresh and Self Refresh

Refresh Interval: 4096 cycles/64 ms

Available in 54 Pin TSOP II, 54 Ball BGA, 60 Ball

BGA

LVTTL Interface

Single +3.3 V

±0.3

V Power Supply

Description

The V54C3128(16/80/40)4VC is a four bank Syn-

chronous DRAM organized as 4 banks x 2Mbit x 16,

4 banks x 4Mbit x 8, or 4 banks x 8Mbit x 4. The

V54C3128(16/80/40)4VC achieves high speed data

transfer rates up to 200 MHz by employing a chip

architecture that prefetches multiple bits and then

synchronizes the output data to a system clock

All of the control, address, data input and output

circuits are synchronized with the positive edge of

an externally supplied clock.

Operating the four memory banks in an inter-

leaved fashion allows random access operation to

occur at higher rate than is possible with standard

DRAMs. A sequential and gapless data rate of up to

200 MHz is possible depending on burst length,

CAS latency and speed grade of the device.

■

Device Usage Chart

Operating

Temperature

Range

0°C to 70°C

-40°C to 85°C

-40°C to 105°C

-40°C to 125°C

Package Outline

J/K/I

•

Access Time (ns)

•

Power

•

7PC

•

Std.

•

Temperature

Mark

Blank

V54C3128(16/80/40)4VC Rev. 1.3 November 2008

Recommended Resources

Single-phase motor speed regulating circuit

Air compressor motor phase failure protection circuit

Switching power supply control module HK02 circuit-internal circuit

Accurate second pulse signal generation circuit

Electronically controlled fuel injector test circuit

4.8MHz oscillation circuit

How to use TIM1 as master mode and TIM2 and TIM3 as slave mode to control channels 1 and 2 to send pulses: Use TIM2 and TIM3 slave modes to count the pulses of channels 1 and 2 of TIM1 respectively. When the pulses of channels 1 and 2 reach the set value, stop sending pulses of channels 1 and 2 of TIM1 res...; fuhuait stm32/stm8

SRAM modeling?: I just came into contact with SRAM and was asked to model an SRAM. What is SRAM modeling? Is it the read/write controller of SRAM or the simulation model of SRAM?...; pplcyls FPGA/CPLD

On the true nature of semiconductor "hole" conduction: [color=#333333] Is the statement "In semiconductors, only electrons can conduct electricity" correct? Most people with a little knowledge of semiconductors would think that this statement is wrong. Th...; Jacktang Analogue and Mixed Signal

I would like to ask about the problem of stm32f103zet6ADC3 and fsmc.: May I ask 103zet6, when the five signal lines fsmc_niord-nios16 for CF cards are not used, can the five channels in4-in8 of adc3 be used? (At this time, the fsmc clock is turned on) Thank you very muc...; shanjian13 stm32/stm8

FPGA lossless fixed-point: [color=#333333]I took a DJI written test a few days ago. One of the questions was how to do lossless fixed-point conversion of 12.918. What is the minimum bit width? [/color] [color=#333333]I looked a...; CoffeeOrTea FPGA/CPLD

Students from Huaqing Yuanjian please come in～～～: Have you ever been to Huaqing Yuanjian for training? How is the employment class I mentioned? Can you give me some advice? Does anyone know Shangguan? How is it? I want to go for training, because if ...; wm109947 Embedded System

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components