CDR01BX392AKSR datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> capacitor> CDR01BX392AKSR

CDR01BX392AKSR: DescriptionCeramic Capacitor, Multilayer, Ceramic, 50V, 10% +Tol, 10% -Tol, BX, 15% TC, 0.0039uF, Surface Mount, 0805, CHIP; CategoryPassive components capacitor; File Size39KB，2 Pages; ManufacturerAVX

Download Datasheet Parametric View All

CDR01BX392AKSR Overview

Ceramic Capacitor, Multilayer, Ceramic, 50V, 10% +Tol, 10% -Tol, BX, 15% TC, 0.0039uF, Surface Mount, 0805, CHIP

CDR01BX392AKSR Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	AVX
package instruction	, 0805
Reach Compliance Code	compliant
ECCN code	EAR99
Factory Lead Time	44 weeks 2 days
capacitance	0.0039 µF
Capacitor type	CERAMIC CAPACITOR
Custom functions	TAPE & REEL AVAILABLE UPON REQUEST
dielectric materials	CERAMIC
high	1.397 mm
JESD-609 code	e0
length	2.032 mm
Installation features	SURFACE MOUNT
multi-layer	Yes
negative tolerance	10%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package shape	RECTANGULAR PACKAGE
Package form	SMT
method of packing	BULK
positive tolerance	10%
Rated (DC) voltage (URdc)	50 V
Guideline	MIL-PRF-55681
size code	0805
surface mount	YES
Temperature characteristic code	BX
Temperature Coefficient	15% ppm/°C
Terminal surface	Tin/Lead (Sn/Pb)
Terminal shape	WRAPAROUND
width	1.27 mm

Preview

Download Datasheet

View All

MIL-PRF-55681/Chips

Part Number Example

CDR01 thru CDR06

MILITARY DESIGNATION PER MIL-PRF-55681

Part Number Example

CDR01

MIL Style

Voltage-temperature

Limits

101

Capacitance

Rated Voltage

Capacitance Tolerance

Termination Finish

Failure Rate

NOTE: Contact factory for availability of Termination and Tolerance Options for

Specific Part Numbers.

MIL Style:

CDR01, CDR02, CDR03, CDR04, CDR05,

CDR06

Voltage Temperature Limits:

BP = 0 ± 30 ppm/°C without voltage; 0 ± 30 ppm/°C with

rated voltage from -55°C to +125°C

BX = ±15% without voltage; +15 –25% with rated voltage

from -55°C to +125°C

Capacitance:

Two digit figures followed by multiplier

(number of zeros to be added) e.g., 101 = 100 pF

Rated Voltage:

A = 50V, B = 100V

Capacitance Tolerance:

J ± 5%, K ± 10%, M ± 20%

Termination Finish:

M = Palladium Silver

N = Silver Nickel Gold

S = Solder-coated

U = Base Metallization/Barrier

Metal/Solder Coated*

W = Base Metallization/Barrier

Metal/Tinned (Tin or Tin/

Lead Alloy)

*Solder shall have a melting point of 200°C or less.

Failure Rate Level:

M = 1.0%, P = .1%, R = .01%,

S = .001%

Packaging:

Bulk is standard packaging. Tape and reel

per RS481 is available upon request.

CROSS REFERENCE: AVX/MIL-PRF-55681/CDR01 THRU CDR06*

Per

MIL-PRF-55681

CDR01

CDR02

CDR03

CDR04

CDR05

CDR06

AVX

Style

0805

1805

1808

1812

1825

2225

Length (L)

.080 ± .015

.180 ± .015

.180 +.020

-.015

.225 ± .020

Width (W)

.050 ± .015

.080 ± .018

.125 ± .015

.250 +.020

-.015

.250 ± .020

Thickness (T)

Max.

Min.

.055

.080

.020

Max.

—

Min.

.030

—

Termination Band (t)

Max.

Min.

—

.030

.010

*For CDR11, 12, 13, and 14 see AVX Microwave Chip Capacitor Catalog

Recommended Resources

Pulse signal generation and display circuit b

Complementary symmetrical push-pull circuit

Diode frequency conversion circuit

CD4098 pulse delay circuit circuit diagram

555 timer circuit that can operate intermittently

Transistor fT selection circuit

Graphical explanation of analog ground and digital ground: Why should analog ground and digital ground have their own independent loops? They are all grounds, why do they need to be separated? Link's level is very low, and I often ask some low-level questions...; 牛默默 Analog electronics

Wince 5.0 real machine debugging issues: When I was debugging using Zhen, I hit a breakpoint in the program, but the breakpoint didn't work. Later, I was able to debug using other colleagues' computers. It should be a problem of my VS still ...; guijinwen Embedded System

FPGA Power Estimation: [p=28, null, left][color=rgb(46, 46, 46)][font=微软雅黑,]We often receive calls from engineers asking about the power consumption of the selected FPGA or SOC and whether there are typical values. In fact,...; chenzhufly FPGA/CPLD

How to design addition and subtraction pulses?: I am a novice and want to use vhdl to implement an add-subtract pulse controller. The specific function is that if there is a "add" signal, a pulse is added to the local clock pulse, and if there is a...; amsams FPGA/CPLD

I found someone doing a topic on op amps. To help me learn, please support the op amp information in the forum.: Hurry up, there is strength in numbers, and we should strike while the iron is hot. Let's take all the information about op amps and study them as a special topic on op amps. I think this will be very...; 小娜 Analog electronics

Why should we cooperate with UCOS?: Why do I need uCos? Just like when I first learned C programming, the teacher told me that pointers are very important. I had a big question at that time, what are the benefits of pointers? I was also...; sxy4517 Real-time operating system RTOS

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components