EEWORLDEEWORLDEEWORLD

Part Number

Search

CDR32BP151BJUM

Description
Ceramic Capacitor, Multilayer, Ceramic, 100V, 5% +Tol, 5% -Tol, BP, 30ppm/Cel TC, 0.00015uF, Surface Mount, 1206, CHIP
CategoryPassive components    capacitor   
File Size46KB,4 Pages
ManufacturerAVX
Download Datasheet Parametric View All

CDR32BP151BJUM Overview

Ceramic Capacitor, Multilayer, Ceramic, 100V, 5% +Tol, 5% -Tol, BP, 30ppm/Cel TC, 0.00015uF, Surface Mount, 1206, CHIP

CDR32BP151BJUM Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerAVX
package instruction, 1206
Reach Compliance Codenot_compliant
ECCN codeEAR99
Factory Lead Time9 weeks
capacitance0.00015 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high1.3 mm
JESD-609 codee0
length3.2 mm
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance5%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
Package formSMT
method of packingBULK
positive tolerance5%
Rated (DC) voltage (URdc)100 V
GuidelineMIL-PRF-55681/8
size code1206
surface mountYES
Temperature characteristic codeBP
Temperature Coefficient30ppm/Cel ppm/°C
Terminal surfaceTin/Lead (Sn/Pb)
Terminal shapeWRAPAROUND
width1.6 mm
MIL-PRF-55681/Chips
Part Number Example
CDR31 thru CDR35
MILITARY DESIGNATION PER MIL-PRF-55681
Part Number Example
L
W
D
t
(example)
CDR31
BP
101
B
K
S
M
MIL Style
Voltage-temperature
Limits
T
Capacitance
Rated Voltage
Capacitance Tolerance
Termination Finish
Failure Rate
NOTE: Contact factory for availability of Termination and Tolerance Options for
Specific Part Numbers.
MIL Style:
CDR31, CDR32, CDR33, CDR34, CDR35
Voltage Temperature Limits:
BP = 0 ± 30 ppm/°C without voltage; 0 ± 30 ppm/°C with
rated voltage from -55°C to +125°C
BX = ±15% without voltage; +15 –25% with rated voltage
from -55°C to +125°C
Capacitance:
Two digit figures followed by multiplier
(number of zeros to be added) e.g., 101 = 100 pF
Rated Voltage:
A = 50V, B = 100V
Capacitance Tolerance:
B ± .10 pF, C ± .25 pF, D ± .5
pF, F ± 1%, J ± 5%, K ± 10%,
M ± 20%
Termination Finish:
M = Palladium Silver
N = Silver Nickel Gold
S = Solder-coated
Y = 100% Tin
U = Base Metallization/Barrier
Metal/Solder Coated*
W = Base Metallization/Barrier
Metal/Tinned (Tin or Tin/
Lead Alloy)
*Solder shall have a melting point of 200°C or less.
Failure Rate Level:
M = 1.0%, P = .1%, R = .01%,
S = .001%
Packaging:
Bulk is standard packaging. Tape and reel
per RS481 is available upon request.
CROSS REFERENCE: AVX/MIL-PRF-55681/CDR31 THRU CDR35
Per MIL-PRF-55681
(Metric Sizes)
CDR31
CDR32
CDR33
CDR34
CDR35
AVX
Style
0805
1206
1210
1812
1825
Length (L)
(mm)
2.00
3.20
3.20
4.50
4.50
Width (W)
(mm)
1.25
1.60
2.50
3.20
6.40
Thickness (T)
Max. (mm)
1.3
1.3
1.5
1.5
1.5
D
Min. (mm)
.50
Termination Band (t)
Max. (mm)
.70
.70
.70
.70
.70
Min. (mm)
.30
.30
.30
.30
.30
81
There is an error in the QFN package, and the PCB board has been made. Are there any technical modifications?
Dear seniors: Have you ever encountered a package error that needs to be modified on the original board? :Sad: The QFN package I drew originally had a counterclockwise pin order, but I was careless an...
flying510 PCB Design
Intel FPGA Product Catalog 2016
...
phantom7 FPGA/CPLD
Power Supply Design Experience
This article mainly provides some very helpful tips on various power management topics to meet everyone's needs for more efficient and lower-cost power solutions. Whether you have been engaged in the ...
德州仪器_视频 Analogue and Mixed Signal
Protecting Your IP Cores - Part 1 Soft IP, Section 1: Encryption of HDL Code
Protecting Your IP Cores - Part 1 Soft IP, Section 1: Encryption of HDL CodeIEEE Std 1735 2014 IEEE Recommended Practice for Encryption and Management of IP HDL Source Code ProtectionIEEE Std 1735 201...
modemdesign Integrated technical exchanges
Introduction to the public welfare experience activity of embedded Linux development (this Saturday, May 16)
Introduction to the public welfare experience activity for embedded Linux development (this Saturday, May 16) (There are only 6 places left, please register as soon as possible!!) Experience activity ...
oooooooooo Linux and Android
I will comment on solar photovoltaic power generation solutions
Photovoltaic energy is the trend of future new energy development. ADI is committed to entering the photovoltaic field. It is very good to expand its product field. I hope ADI's products will show goo...
zhiwenjing ADI Reference Circuit

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 881  896  2592  2847  2181  18  19  53  58  44 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号