EEWORLDEEWORLDEEWORLD

Part Number

Search

LT03YD105MAT2

Description
Ceramic Capacitor, Multilayer, Ceramic, 16V, 20% +Tol, 20% -Tol, X5R, 15% TC, 1uF, Surface Mount, 0603, CHIP
File Size38KB,1 Pages
ManufacturerAVX
Download Datasheet Parametric View All

LT03YD105MAT2 Overview

Ceramic Capacitor, Multilayer, Ceramic, 16V, 20% +Tol, 20% -Tol, X5R, 15% TC, 1uF, Surface Mount, 0603, CHIP

LT03YD105MAT2 Parametric

Parameter NameAttribute value
Objectid1665822188
package instruction, 0603
Reach Compliance Codecompliant
ECCN codeEAR99
YTEOL8.1
capacitance1 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
JESD-609 codee3
Manufacturer's serial numberLT
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance20%
Number of terminals2
Maximum operating temperature85 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
method of packingTR, PAPER, 7 INCH
positive tolerance20%
Rated (DC) voltage (URdc)16 V
size code0603
surface mountYES
Temperature characteristic codeX5R
Temperature Coefficient15% ppm/°C
Terminal surfaceTIN OVER NICKEL
Terminal shapeWRAPAROUND
MLCC Low Profile
General Specifications
GENERAL DESCRIPTION
AVX introduces the LT series comprising a range of low profile
products in our X5R and X7R dielectric. X5R is a Class II dielectric
with temperature varation of capacitance within ±15% from –55°C to
+85°C. Offerings include 0201, 0402, 0603, 0805 1206, and 1210
packages in compact, low profile designs. The LT series is ideal for
decoupling and filtering applications where height clearance is limited.
AVX is also expanding the low profile products in our X7R dielectric.
X7R is a Class II dielectric with temperature variation of capacitance
within ±15% from -55ºC to +125ºC. Please contact the factory for
availability of any additional values not listed.
PART NUMBER
(see page 2 for complete part number explanation)
LT05
Size
LT01 - 0201
LT02 - 0402
LT03 - 0603
LT05 - 0805
LT06 - 1206
LT10 - 1210
Z
Voltage
4V = 4
6.3V = 6
10V = Z
16V = Y
25V = 3
D
Dielectric
X5R = D
X7R = C
475
Capacitance
Code (In pF)
2 Sig. Digits +
Number of
Zeros
K
Capacitance
Tolerance
K = ±10%
M = ±20%
A
Failure
Rate
A = Not
Applicable
T
Terminations
T = Plated Ni
and Sn
2
S
Special
Packaging
Code
2 = 7" Reel
See table below
4 = 13" Reel
7 = Bulk Cass.
9 = Bulk
Contact
Factory
For
Multiples
NOTE: Contact factory for availability of tolerance options for specific part numbers.
SIZE
Cap
(μF)
WVDC
104
0.10
0.22
0.47
105
1.0
1.5
2.2
4.7
106
10
22
47
WVDC
LT01
4
Z
4
LT02
6.3
Q
10
16
S
4
LT03
6.3
16
25
X
X
X
6.3
LT05
10
16
25
10
LT06
16
25
LT10
16
25
X
X
X
X
X
C
S
S
S
X
S
X
S
X/W
X
S
X
W
W
W
W
W
4
4
6.3
10
16
4
6.3
16
25
6.3
10
16
25
10
16
25
16
25
SIZE
= X7R
Letter
Max.
Thickness
J
0.15
(0.006)
LT01
LT02
LT03
LT05
LT06
LT10
Z
0.22
(0.009)
Q
C
0.25
0.36
(0.010)
(0.014)
PAPER
S
0.56
(0.022)
X
0.95
(0.038)
W
1.02
(0.040)
EMBOSSED
36
Large integer conversion problem
How to convert the large integer 9999999999999 to the hexadecimal array of 0xXX 0xXX? Please give me some advice~...
bingfo Embedded System
Circuit to reduce power consumption of relay coil
This is an RC circuit with a series coil that can control the full current, making the relay work reliably, and reducing the current and saving power. The highlight of this circuit is that as long as ...
超级电工 MCU
Wince 2008 patch error
I installed the 2008 patch for wince, but why does even the basic sysgen fail? The error message says tbtcore cannot nmake. I wonder if anyone has encountered this situation before. I wonder if the 20...
czylwj Embedded System
Master and slave
LM3S3748 is used as the host and FM25L16-G is used as the slave. The SPI timing is detected with an oscilloscope. The timing sent by the host is normal, but the slave does not respond....
莫妮卡 Microcontroller MCU
[Social Recruitment-Beijing-Xinwei Group] Android Phone RIL Development Engineer
[color=#000][font=宋体,]Android Mobile Phone RIL Development Engineer[/font][/color] [color=#000][font=宋体,]Job Responsibilities[/font][/color] [color=#000][font=宋体,]1. Responsible for the writing and de...
andehr03 Recruitment
fpga verilog
Confirm that Verilog HDL is used to write CASE in FPGA Is it true that addition operations cannot be used in the terms of a statement?START:begincount=cout+9`b1;  This kind of self-addition reports ma...
ren364940161 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2527  1792  610  378  2509  51  37  13  8  44 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号