IRUH330125AKB datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Power/power management> The power supply circuit> IRUH330125AKB

IRUH330125AKB: Description3.3 V FIXED POSITIVE LDO REGULATOR, 0.4 V DROPOUT, DFP8; CategoryPower/power management The power supply circuit; File Size160KB，9 Pages; ManufacturerInternational Rectifier （ Infineon ）; Websitehttp://www.irf.com/

Download Datasheet Parametric View All

IRUH330125AKB Overview

3.3 V FIXED POSITIVE LDO REGULATOR, 0.4 V DROPOUT, DFP8

IRUH330125AKB Parametric

Parameter Name	Attribute value
Maker	International Rectifier （ Infineon ）
Parts packaging code	DFP
package instruction	DFP,
Contacts	8
Reach Compliance Code	unknow
ECCN code	EAR99
Maximum drop-back voltage 1	0.4 V
Maximum input voltage	3.8 V
Minimum input voltage	2.97 V
JESD-30 code	S-XDFP-F8
length	19.05 mm
Number of functions	1
Number of terminals	8
Working temperatureTJ-Max	150 °C
Maximum output current 1	3 A
Maximum output voltage 1	2.55 V
Minimum output voltage 1	2.412 V
Nominal output voltage 1	2.5 V
Package body material	UNSPECIFIED
encapsulated code	DFP
Package shape	SQUARE
Package form	FLATPACK
Certification status	Not Qualified
Regulator type	FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR
Filter level	MIL-PRF-38534 Class K
Maximum seat height	4.572 mm
surface mount	YES
technology	CMOS
Terminal form	FLAT
Terminal pitch	2.54 mm
Terminal location	DUAL
total dose	300k Rad(Si) V
width	19.05 mm

Preview

Download Datasheet

View All

PD-97530C

(5962F1023503K)

IRUH330118AK

Radiation Hardended Ultra Low Dropout

IRUH330118AP

Fixed Positive Linear Regulator

+3.3V

to +1.8V

OUT

@3.0A

Product Summary

Part Number

IRUH330118AK

IRUH330118AP

3.0A

3.3V

OUT

1.8V

8-LEAD FLAT PACK

Description

The IRUH330118 is a space qualified, ultra low dropout

linear regulator designed specifically for applications

requiring high reliability, low noise and radiation hardness.

Features

Silicon On Insulator (SOI) CMOS Regulator

Absolute Maximum Ratings

Parameter

Power Dissipation @ T

= 125°C

Maximum Output Current @ Maximum

Power Dissipation with no Derating

Non-Operating Input Voltage

Operating Input Voltage

Ground

Shutdown Pin Voltage

Output Pin Voltage

Operating Case Temperature Range

Storage Temperature Range

Maximmum Junction Temperature

Lead Temperature (Soldering 10sec)

Pass Transistor Thermal Resistance, Junction to Case

GND

SHDN

OUT

THJC

IC, CMOS Latch-Up Immune,

Inherently Rad Hard

Total Dose Capability up to 300Krads(Si)

(Condition A); Tested to 500Krad (Si)

ELDRS up to 100Krad(Si) (Condition D)

SEU Immune up to LET = 80 MeV*cm

/mg

Space Level Screened

Fast Transient Response

Timed Latch-Off Over-Current Protection

Internal Thermal Protection

On/Off Control via Shutdown Pin, Power

Sequencing Easily Implemented

Isolated Hermetic 8-Lead Flat Pack

Ensures Higher Reliability

This part is also available in MO-078 Package

as IRUH330118BK / IRUH330118BP

Min.

-0.3

2.9

-0.3

-55

-65

Symbol

Max.

See Fig 4

+8.0

6.4

0.3

+ 0.3

+140

+150

+300

1.0

Units

°C

°C/W

www.irf.com

05/18/12

IRUH330118AK

IRUH330118AP

Input Capacitance

Input bypass capacitors: Two (0.1µF and 1µF) ceramics and two 100µF low ESR tantalums (AVX

TPS or equivalent), placed very close to the V

Pin are required for proper operation. When the

input voltage supply capacitance is more than 4 inches from the device, additional input

capacitance is recommended. Larger input capacitor values will improve ripple rejection further

improving the integrity of the output voltage.

Output Capacitance

Output bypass capacitors: Two (0.1µF and 1µF) ceramics and two 100µF low ESR tantalums

(AVX TPS or equivalent)

are required for loop stability. Faster transient performance can be

achieved with multiple additional 1µF ceramic capacitors. Ceramic capacitors greater than 1µF in

value are not recommended as they can cause stability issues.

Tantalum capacitor values larger than the suggested value are recommended to improve the

transient response under large load current changes. The upper capacitance value limit is

governed by the delayed over-current latch function of the regulator and

can be as much as

10,000µF without causing the device to latch-off during start-up.

General Layout Rules

Low impedance connections between the regulator output and load are essential. Solid power and

ground planes are highly recommended. In those cases where the board impedances are not kept

very small, oscillations can occur due to the effect of parasitic series resistance and inductance

on loop bandwidth and phase margin.

The V

SENSE

Pin must be connected directly to the

OUT

Pin using as short a trace as possible with

the connection inside the first bypass capacitor (see Fig. 2a).

Connect ceramic output capacitors directly across the V

OUT

and GND Pins with as wide a trace as

design rules allow (see Fig. 2a). Avoid the use of vias for these capacitors and avoid loops. Fig.2

shows the ceramic capacitors tied directly to the regulator output.

The input capacitors should be connected as close a possible to the V

Pin.

Fig. 2a.

Layer 1 conductor.

Ground plane below layer 1

Fig. 2b.

Layer 1 silkscreen

www.irf.com

Recommended Resources

Xiangxuehai brand BCD-245 refrigerator circuit

Circuit diagram starting from 0V

Chasing light beetle circuit

Door lock alarm with time recognition function

Field output circuit: AN5521

STM8, OPTON->OPTOFF, how to protect special parameters from being erased?: As the title says:Please give me some advice, for STM8 microcontroller, for the OPT option byte, if the initial state is ON, if you need to reprogram the FLASH, you must first set OPT to OFF to remove...; taodan stm32/stm8

Details of the inductor three-point circuit: As shown in the figure, Uf/Uo=F So why is the equivalent resistance seen from ab Ri/F^2?Please explain it to me in detail. Thanks, experts....; bin123186 Analog electronics

[helper2416] The second part of the summary of GDB remote debugging skills of the helper2416 development board: [p=26, null, left][font=宋体][size=3][color=#ff00ff]1. Generate a debuggable program[/color][/size][/font][/p][p=26, null, left][font=宋体][size=3][color=#ff00ff]For example, a source file: main.cpp[/colo...; 陌路绝途 Embedded System

ADF4158 write timing cannot respond: [i=s]This post was last edited by 285062025 on 2014-10-16 15:42[/i] The program for writing the timing of the control lines SPI_CS SPI_CLK SPI_MOSI connected to ADF4158 for debugging ADF5148 is: void ...; 285062025 ADI Reference Circuit

Lwip raw api application problem without operating system: I am currently using FPGA to do network experiments and testing the performance of lwip in raw mode. S3e 500 board, mb core + xilkernel4.0 + lwip130, has been tuned, ping function, tcp and udp data tr...; pocker5200 Embedded System

Quartus adds phase-locked loop problem: There are not three phase-locked loops? The hint is that there are two, and there are only two input clocks, so two phase-locked loops are used, and the other one is not used?...; tianma123 FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components