EEWORLDEEWORLDEEWORLD

Part Number

Search

APA450-PQ208C

Description
FPGA, PQFP208, 0.50 MM PITCH, PLASTIC, QFP-208
CategoryProgrammable logic devices    Programmable logic   
File Size2MB,83 Pages
ManufacturerMicrosemi
Websitehttps://www.microsemi.com
Download Datasheet Parametric View All

APA450-PQ208C Overview

FPGA, PQFP208, 0.50 MM PITCH, PLASTIC, QFP-208

APA450-PQ208C Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerMicrosemi
package instructionFQFP, QFP208,1.2SQ,20
Reach Compliance Codeunknown
maximum clock frequency180 MHz
JESD-30 codeS-PQFP-G208
length28 mm
Number of entries158
Number of logical units12288
Output times158
Number of terminals208
Maximum operating temperature70 °C
Minimum operating temperature
Package body materialPLASTIC/EPOXY
encapsulated codeFQFP
Encapsulate equivalent codeQFP208,1.2SQ,20
Package shapeSQUARE
Package formFLATPACK, FINE PITCH
power supply2.5,2.5/3.3 V
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Certification statusNot Qualified
Maximum seat height4.1 mm
Maximum supply voltage2.7 V
Minimum supply voltage2.3 V
Nominal supply voltage2.5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal formGULL WING
Terminal pitch0.5 mm
Terminal locationQUAD
width28 mm
v5.8
ProASIC
PLUS®
Flash Family FPGAs
Features and Benefits
High Capacity
Commercial and Industrial
75,000 to 1 Million System Gates
27 k to 198 kbits of Two-Port SRAM
66 to 712 User I/Os
300, 000 to 1 million System Gates
72 k to 198 kbits of Two Port SRAM
158 to 712 User I/Os
0.22 µm 4 LM Flash-Based CMOS Process
Live At Power-Up (LAPU) Level 0 Support
Single-Chip Solution
No Configuration Device Required
Retains Programmed Design during Power-Down/Up Cycles
Mil/Aero Devices Operate over Full Military Temperature
Range
3.3 V, 32-Bit PCI, up to 50 MHz (33 MHz over military
temperature)
Two Integrated PLLs
External System Performance up to 150 MHz
The Industry’s Most Effective Security Key (FlashLock
®
)
Low Impedance Flash Switches
Segmented Hierarchical Routing Structure
Small, Efficient, Configurable (Combinatorial or Sequential)
Logic Cells
APA075
75,000
3,072
27 k
12
2
2
4
24
158
Yes
Yes
100, 144
208
144
APA150
150,000
6,144
36k
16
2
2
4
32
242
Yes
Yes
100
208
456
144, 256
APA300
1
300,000
8,192
72 k
32
2
2
4
32
290
Yes
Yes
208
456
144, 256
208, 352
APA450
450,000
12,288
108 k
48
2
2
4
48
344
Yes
Yes
208
456
144, 256, 484
APA600
1
600,000
21,504
126 k
56
2
2
4
56
454
Yes
Yes
208
456
256, 484, 676
208, 352
624
APA750
750,000
32,768
144 k
64
2
2
4
64
562
Yes
Yes
208
456
676, 896
®
High Performance Routing Hierarchy
Ultra-Fast Local and Long-Line Network
High-Speed Very Long-Line Network
High-Performance, Low Skew, Splittable Global Network
100% Routability and Utilization
Schmitt-Trigger Option on Every Input
2.5 V/3.3 V Support with Individually-Selectable Voltage and
Slew Rate
Bidirectional Global I/Os
Compliance with PCI Specification Revision 2.2
Boundary-Scan Test IEEE Std. 1149.1 (JTAG) Compliant
Pin Compatible Packages across the ProASIC
PLUS
Family
PLL with Flexible Phase, Multiply/Divide and Delay
Capabilities
Internal and/or External Dynamic PLL Configuration
Two LVPECL Differential Pairs for Clock or Data Inputs
Flexibility with Choice of Industry-Standard Front-End Tools
Efficient Design through Front-End Timing and Gate Optimization
In-System Programming (ISP) via JTAG Port
SmartGen Netlist Generation Ensures Optimal Usage of
Embedded Memory Blocks
24 SRAM and FIFO Configurations with Synchronous and
Asynchronous Operation up to 150 MHz (typical)
I/O
Military
Reprogrammable Flash Technology
Unique Clock Conditioning Circuitry
Standard FPGA and ASIC Design Flow
ISP Support
SRAMs and FIFOs
Performance
Secure Programming
Low Power
Table 1 •
ProASIC
PLUS
Product Profile
Device
Maximum System Gates
Tiles (Registers)
Embedded RAM Bits (k=1,024 bits)
Embedded RAM Blocks (256x9)
LVPECL
PLL
Global Networks
Maximum Clocks
Maximum User I/Os
JTAG ISP
PCI
Package (by pin count)
TQFP
PQFP
PBGA
FBGA
CQFP
2
CCGA/LGA
2
Notes:
APA1000
1
1,000,000
56,320
198 k
88
2
2
4
88
712
Yes
Yes
208
456
896, 1152
208, 352
624
1. Available as Commercial/Industrial and Military/MIL-STD-883B devices.
2. These packages are available only for Military/MIL-STD-883B devices.
June 2009
© 2009 Actel Corporation
i
See the Actel website for the latest version of the datasheet.
Two Views on Whether Vias Can Be Placed on Pads in PCB Design
[size=3]When designing a PCB board, sometimes due to the limited board area or complicated routing, you may consider punching vias on the pads of SMD components. There have always been two opinions: s...
ohahaha PCB Design
[RVB2601 Creative Application Development] Experience Sharing 2: Lighting in Multiple Ways, Component Learning
[i=s]This post was last edited by wo4fisher on 2022-3-19 22:07[/i]Using MCU to light the lights, after layers of packaging by YOC, there is no longer only one way to light the lights. 1. Use YOC's AOS...
wo4fisher XuanTie RISC-V Activity Zone
Desktop robot dog
[i=s]This post was last edited by lcdi on 2022-10-24 00:21[/i]Project description (100-200 words)Realize a simple, cheap, small robot dog platform. I believe that robot dogs are very attractive to a l...
lcdi DigiKey Technology Zone
74138 simulation problem on protues
An error occurred during simulation: No model specified for U1 What's going on? I simulated an ordinary 38 decoder....
jinbibo Embedded System
What do the symbols in the circuit diagram mean? Thanks!
I want to know what the symbols in the circuit schematic mean? Thank you!What does the resistor component annotation "R1 5K6" mean? Although it is a bit naive, please give me some advice!...
flyingaway Microcontroller MCU
CC2640R2: A brief analysis of BLE pairing mechanism and implementation of custom pairing password
CC2640 R2 is a low-power wireless MCU for Bluetooth Smart applications launched by Texas Instruments. The chip integrates the Cortex M3 core and can run TI's BLE protocol stack. It has the characteris...
灞波儿奔 RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 965  2807  1392  2682  1463  20  57  29  54  30 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号