EEWORLDEEWORLDEEWORLD

Part Number

Search

2308A-2DC

Description
PLL Based Clock Driver, 2308 Series, 8 True Output(s), 0 Inverted Output(s), PDSO16, SOIC-16
Categorylogic    logic   
File Size101KB,10 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric View All

2308A-2DC Overview

PLL Based Clock Driver, 2308 Series, 8 True Output(s), 0 Inverted Output(s), PDSO16, SOIC-16

2308A-2DC Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Parts packaging codeSOIC
package instructionSOP, SOP16,.25
Contacts16
Reach Compliance Code_compli
series2308
Input adjustmentSTANDARD
JESD-30 codeR-PDSO-G16
JESD-609 codee0
length9.9314 mm
Logic integrated circuit typePLL BASED CLOCK DRIVER
MaximumI(ol)0.008 A
Humidity sensitivity level1
Number of functions1
Number of inverted outputs
Number of terminals16
Actual output times8
Maximum operating temperature70 °C
Minimum operating temperature
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Encapsulate equivalent codeSOP16,.25
Package shapeRECTANGULAR
Package formSMALL OUTLINE
power supply3.3 V
Certification statusNot Qualified
Same Edge Skew-Max(tskwd)0.2 ns
Maximum seat height1.7272 mm
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn85Pb15)
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
width3.937 mm
minfmax133.3 MHz
Base Number Matches1
IDT2308A
3.3V ZERO DELAY CLOCK MULTIPLIER
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
3.3V ZERO DELAY CLOCK
MULTIPLIER
FEATURES:
IDT2308A
• Phase-Lock Loop Clock Distribution for Applications ranging
from 10MHz to 133MHz operating frequency
• Distributes one clock input to two banks of four outputs
• Separate output enable for each output bank
• External feedback (FBK) pin is used to synchronize the outputs
to the clock input
• Output Skew <200 ps
• Low jitter <200 ps cycle-to-cycle
• 1x, 2x, 4x output options (see table):
– IDT2308A-1 1x
– IDT2308A-2 1x, 2x
– IDT2308A-3 2x, 4x
– IDT2308A-4 2x
– IDT2308A-1H and -2H for High Drive
• No external RC network required
• Operates at 3.3V V
DD
• Available in SOIC and TSSOP packages
DESCRIPTION:
The IDT2308A is a high-speed phase-lock loop (PLL) clock multiplier. It is
designed to address high-speed clock distribution and multiplication applica-
tions. The zero delay is achieved by aligning the phase between the incoming
clock and the output clock, operable within the range of 10 to 133MHz.
The IDT2308A has two banks of four outputs each that are controlled via two
select addresses. By proper selection of input addresses, both banks can be
put in tri-state mode. In test mode, the PLL is turned off, and the input clock
directly drives the outputs for system testing purposes. In the absence of an
input clock, the IDT2308A enters power down. In this mode, the device will
draw less than 12μA for Commercial Temperature range and less than 25μA
for Industrial temperature range, and the outputs are tri-stated.
The IDT2308A is available in six unique configurations for both pre-
scaling and multiplication of the Input REF Clock. (See available options
table.)
The PLL is closed externally to provide more flexibility by allowing the user
to control the delay between the input clock and the outputs.
The IDT2308A is characterized for both Industrial and Commercial opera-
tion.
FUNCTIONAL BLOCK DIAGRAM
(-3, -4)
FBK
REF
3
CLKA2
16
1
2
PLL
2
CLKA1
14
CLKA3
15
CLKA4
S2
S1
8
9
Control
Logic
(-2, -3)
2
6
CLKB1
7
CLKB2
10
CLKB3
11
CLKB4
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
1
c
2010
Integrated Device Technology, Inc.
MAY 2010
DSC 6587/9
[NI Customized Schoolbag] A Brief Talk on NI and Labview
[i=s] This post was last edited by supermiao123 on 2016-11-18 11:00 [/i] You all know what this title means. :lol Actually, I became familiar with NI when I participated in the Freescale Smart Car (no...
supermiao123 Test/Measurement
Ultra-low standby power consumption DC-DC controller chip
Recommend a 2A synchronous DC-DC step-down converter that provides class-leading EMI performance across a wide range of input and output voltages. These devices are ideal for a wide range of product a...
Jacktang Analogue and Mixed Signal
VC33 IDT71321 MCU
Hello everyone! I use VC33 to make a data acquisition board. Its processing flow is that after the DSP filters the collected data, it reads and writes data with the microcontroller through the dual-po...
yifenghao DSP and ARM Processors
Atmel Studio 7.0 delay parameter problem
#include #define F_CPU 8000000UL #include double a=500; int main(void) { _delay_ms(a); while (1) { } } This program fails to compile using Atmel Studio 7.0, and reports the error __builtin_avr_delay_c...
bearphant Microchip MCU
New project warning csm_rsvd and csmpasswds without a SECTIONS
[code]Description Resource Path Location Type #10247-D creating output section "csm_rsvd" without a SECTIONS specification F2812Template C/C++ Problem Description Resource Path Location Type #10247-D ...
Dee Microcontroller MCU
High-density recording analog circuits, ultra-low noise amplifiers, and low-voltage DA converters are gaining attention
【Nikkei BP News Agency Report】At the 7th panel discussion "Real World Interfaces" of the "2006 Symposium on VLSI Circuits", presentations on analog technologies such as low-voltage and low-power DA co...
fighting Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 512  2176  2902  241  2788  11  44  59  5  57 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号