EEWORLDEEWORLDEEWORLD

Part Number

Search

JX7021AFREQ

Description
LVPECL Output Clock Oscillator, 10MHz Min, 360MHz Max, ROHS COMPLIANT, CERAMIC, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size637KB,2 Pages
ManufacturerDiodes Incorporated
Environmental Compliance
Download Datasheet Parametric View All

JX7021AFREQ Overview

LVPECL Output Clock Oscillator, 10MHz Min, 360MHz Max, ROHS COMPLIANT, CERAMIC, SMD, 6 PIN

JX7021AFREQ Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerDiodes Incorporated
Reach Compliance Codecompliant
ECCN codeEAR99
Other featuresENABLE/DISABLE FUNCTION; COMPLEMENTARY OUTPUT; TAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Installation featuresSURFACE MOUNT
Maximum operating frequency360 MHz
Minimum operating frequency10 MHz
Maximum operating temperature70 °C
Minimum operating temperature-20 °C
Oscillator typeLVPECL
Output load50 OHM
physical size7.0mm x 5.0mm x 2.0mm
longest rise time0.35 ns
Maximum supply voltage3.465 V
Minimum supply voltage3.135 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceGold (Au)
Ultra Low Jitter PLL Crystal Oscillator 7.0 x 5.0mm
2.5V/3.3V LVPECL XO
JX702
7.0 x 5.0mm Ceramic SMD
Package:
Product Features
•Very low phase jitter - 0.8ps RMS typical
•Thicker crystal for improved reliability
•Low supply current - 60mA max.
•Industrial Temperature Range
•Pb-free & RoHS compliant
•Fast
lead time
Recommended Land Pattern:
CREATED USING CADSTD LITE FREEWARE FROM WWW.CADSTD.COM. NON-COMMERCIAL USE ONLY.
Product Description
The JX702 XO series is a high performance
LVPECL crystal oscillator family with very
low jitter performance. It supports various
options including wider frequency range,
2.5V/3.3V voltage, and various stabilities.
It is designed to meet the clock source
specifications for communication systems,
and other high performance equipment.
CREATED USING CADSTD LITE FREEWARE FROM WWW.CADSTD.COM. NON-COMMERCIAL USE ONLY.
Pin Functions:
Pin
Function
1
2
3
4
5
6
OE Function
N/C
Ground
Q
Q
V
CC
Applications
•Networking systems
•Servers
and storage systems
•Profession video equipments
•Test and measurement
•FPGA/ASIC clock generation
*Extended high frequency power decoupling is recommended (see test circuit for minimum
recommendation). To ensure optimal performance, do not route RF traces beneath the
package.
Part Ordering Information:
WX 70
V
JX 702
A
B
C
I FFFF.FFFFFF
1 FFFF.FFFFFF
Stability
A = +/-20 ppm
B = +/-25 ppm
C = +/-50 ppm
D = +/-25 ppm
E = +/-50 ppm
Temp Range
-20/+70°C
-20/+70°C
-20/+70°C
-40/+85°C
-40/+85°C
Voltage:
1=+3.3V
2=+2.5V
Stability and Temp Range:
Frequency:
FFFF.FFFFFF
MHz, “4 digits/decimal/6 digits” format
SaRonix-eCera™ is a Pericom® Semiconductor company • US: +1-408-435-0800 TW: +886-3-4518888
11-0027
All specifications are subject to change without notice.
• www.pericom.com
JX702XO
Rev D
10/17/11
1
Help! When using someone else's Zigbee product for secondary development, there is a problem of incomplete functions!!!
I used the cc2530 core board on someone else's transparent transmission module product for secondary development. I found that the core board can establish a network as a coordinator, but cannot join ...
kelaosi RF/Wirelessly
How does sqlce create a database and sdf file on an embedded device?
Can sqlce create and edit databases or sdf files directly on the device? Edit databases like access and sql server enterprise manager. If yes, how should I do it? If not, can you send me the code to c...
heagle Embedded System
[Ateli Development Board AT32F421 Review] 7. Kuga registers jointly light up OLED
I also bought an OLED from Wannengdi Taobao, but I didn’t receive it during the Labor Day holiday, but I did receive it at work. I turned it on at night and liked it so much that I wanted to light it ...
ddllxxrr Domestic Chip Exchange
How to describe this simple circuit logic using HDL?
I am not a student of this subject and I don't know much about it. I had no choice but to take this course to get credits. There is such a question in the report. Please help me!...
面纱如雾 FPGA/CPLD
QuartusII pin assignment prompts error
No input node cannot be assigned to input pin. I already have an input node and I don't know why this prompt appears. Could you please give me some advice? Thank you....
南海牧羊人 FPGA/CPLD
Design and FPGA implementation of digital on-screen display control core.pdf
Design and FPGA implementation of digital on-screen display control core.pdf...
zxopenljx FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1673  2891  2581  901  2306  34  59  52  19  47 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号