EEWORLDEEWORLDEEWORLD

Part Number

Search

ZTX303K

Description
500mA, 45V, NPN, Si, SMALL SIGNAL TRANSISTOR, TO-92 STYLE, E-LINE PACKAGE-3
CategoryDiscrete semiconductor    The transistor   
File Size33KB,1 Pages
ManufacturerDiodes Incorporated
Download Datasheet Parametric View All

ZTX303K Overview

500mA, 45V, NPN, Si, SMALL SIGNAL TRANSISTOR, TO-92 STYLE, E-LINE PACKAGE-3

ZTX303K Parametric

Parameter NameAttribute value
MakerDiodes Incorporated
package instructionIN-LINE, R-PSIP-W3
Reach Compliance Codeunknown
ECCN codeEAR99
Maximum collector current (IC)0.5 A
Collector-emitter maximum voltage45 V
ConfigurationSINGLE
Minimum DC current gain (hFE)50
JESD-30 codeR-PSIP-W3
Number of components1
Number of terminals3
Maximum operating temperature200 °C
Package body materialPLASTIC/EPOXY
Package shapeRECTANGULAR
Package formIN-LINE
Polarity/channel typeNPN
Certification statusNot Qualified
surface mountNO
Terminal formWIRE
Terminal locationSINGLE
transistor applicationsSWITCHING
Transistor component materialsSILICON
Nominal transition frequency (fT)150 MHz
VCEsat-Max0.35 V
Real-time multi-tasking system kernel analysis & OSII_CHM
Real-time multi-tasking system kernel analysis and OSII help files, especially the help files are very detailed and can be used as teaching materials: hug:[ This post was last edited by HOHO on 2008-8...
zz106364842 Embedded System
How to get the ObjectName of the Display Driver, and how to get the Device type ID and other information?
How do I get the Object Name of the Display Driver? Because I need to use RtlInitUnicodeString(&usVideoDriverName, L"\\Device\\Video4"); IoGetDeviceObjectPointer(&usVideoDriverName,STANDARD_RIGHTS_ALL...
yazi Embedded System
【Video】Altera SoC Live Demo -- PCIe on Linux from Embest
[media=swf,500,375]http://player.youku.com/player.php/sid/XNjA1NzQ2MTg0/v.swf[/media]...
chenzhufly FPGA/CPLD
Is there a better protection circuit?
Does anyone know if there is a better protection circuit for the reverse voltage of the load transformer in the AC circuit controlled by SCR? Let's discuss it together, hehe...
buyi Power technology
Learn FPGA from Teacher Xia (11) Verilog module writing and verification
[flash]http://www.tudou.com/v/uOpgFHDO3B0/v.swf[/flash]...
soso FPGA/CPLD
Altera Reference Design - 10Gbps Ethernet Loopback Reference Design
The Altera Stratix IIGX 10 Gigabit Ethernet (10GbE) loopback reference design provides a sample design that demonstrates wire-speed operation of the 10GbE reference design described in AN516:10-Gbps E...
xiaoxin1 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 51  2700  2840  197  552  2  55  58  4  12 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号