EEWORLDEEWORLDEEWORLD

Part Number

Search

5V80013-048NLG

Description
Clock Generator, CMOS, PQCC16
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size78KB,8 Pages
ManufacturerIDT (Integrated Device Technology)
Environmental Compliance
Download Datasheet Parametric View All

5V80013-048NLG Overview

Clock Generator, CMOS, PQCC16

5V80013-048NLG Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerIDT (Integrated Device Technology)
Reach Compliance Codecompliant
JESD-30 codeS-PQCC-N16
Number of terminals16
Maximum operating temperature70 °C
Minimum operating temperature
Package body materialPLASTIC/EPOXY
encapsulated codeQCCN
Encapsulate equivalent codeLCC16,.12SQ,20
Package shapeSQUARE
Package formCHIP CARRIER
power supply1.8,3.3 V
Certification statusNot Qualified
Maximum slew rate22 mA
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal formNO LEAD
Terminal pitch0.5 mm
Terminal locationQUAD
DATASHEET
PLL CLOCK MULTIPLIER
Description
The IDT5V80013 is the most cost effective way to generate
a high-quality, high-frequency clock output. Using
Phase-Locked Loop (PLL) techniques, the device employs
IDT’s propietary MEMs oscillator technology to produce
common output frequencies for consumer, computing, and
embedded applications.
IDT5V80013
Features
Packaged in a small form factor 16-pin QFN
Eliminates the need for an external crystal or input clock
source
Max. +50ppm error on CLK output
Typical ±75 ps short term cycle-cycle jitter
Output voltage of 3.3V
Operating voltage of 1.8V
Supports industrial temperature range
Supports output frequency on CLK up to 220MHz
Advanced, low-power CMOS process
Block Diagram
VDD
VDDO
MEMs
OScillator
PLL Clock
Synthesis
CLK
GND
IDT®
PLL CLOCK MULTIPLIER
1
IDT5V80013
REV J 022312
Regarding the timing constraints, does the chip that works normally after downloading need timing constraints?
If both the functional simulation and timing simulation pass, but the chip does not work properly after downloading it to the chip, is it necessary to make timing constraints at this time? If the enti...
瓷娃娃 FPGA/CPLD
Please help me, everyone.
I am a student at school, and I am now self-studying microcontrollers. Now I have a problem installing Icc7.22. What can I do?...
南国亮 Microchip MCU
No more looking down! ADAS gives rise to head-up display technology
Nowadays, more and more models are equipped with head-up display (HUD) systems as standard. HUD can project current speed, navigation and other information onto the photoelectric display device on the...
EEWORLD社区 Automotive Electronics
A newbie question
WinCe application development. If I only want to create a dialog box to do processing. Do I have to register and create a window? If I must do this, how can I hide the main window and only display the...
随意 Embedded System
A very comprehensive introduction to Spartan3E
It is very useful for beginners of Xilinx FPGA....
sufuzheng FPGA/CPLD
Freescale 2009 Shenzhen FTF trip latest information
Freescale's latest consumer electronics materials for 2009 are available for download in PDF format. They are mainly about the application of Freescale's products in the consumer electronics field and...
小娜 Mobile and portable

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2506  652  89  595  2592  51  14  2  12  53 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号