– Supports PCI Power Management Interface specification,
Revision 1.1 (PCI-PM)
•
Supports powerdown modes at the link level (L0, L0s, L1,
L2/L3 Ready and L3) and at the device level (D0, D3
hot
)
– Unused SerDes disabled
Testability and Debug Features
– Built in SerDes Pseudo-Random Bit Stream (PRBS) generator
– Ability to read and write any internal register via the SMBus
– Ability to bypass link training and force any link into any mode
– Provides statistics and performance counters
Thirty-two General Purpose Input/Output pins
– Each pin may be individually configured as an input or output
– Each pin may be individually configured as an interrupt input
– Some pins have selectable alternate functions
Packaged in a 35mm x 35mm 1156-ball Flip Chip BGA with
1mm ball spacing
minimum number of board layers. It provides 256 Gbps of aggregated,
full-duplex switching capacity through 64 integrated serial lanes, using
proven and robust IDT technology. Each lane provides 2.5 Gbps of
bandwidth in both directions and is fully compliant with PCI Express
Base specification 1.1.
The PES64H16 is based on a flexible and efficient layered architec-
ture. The PCI Express layer consists of SerDes, Physical, Data Link and
Transaction layers. The PES64H16 can operate either as a store and
forward switch or a cut-through switch and is designed to switch memory
and I/O transactions. It supports eight Traffic Classes (TCs) and two
Virtual Channels (VC) with sophisticated resource management to
enable efficient switching and I/O connectivity.
SMBus Interface
The PES64H16 contains two SMBus interfaces. The slave interface
provides full access to the configuration registers in the PES64H16,
allowing every configuration register in the device to be read or written
by an external agent. The master interface allows the default configura-
tion register values of the PES64H16 to be overridden following a reset
with values programmed in an external serial EEPROM. The master
interface is also used by an external Hot-Plug I/O expander.
Six pins make up each of the two SMBus interfaces. These pins
consist of an SMBus clock pin, an SMBus data pin, and 4 SMBus
address pins. In the slave interface, these address pins allow the SMBus
address to which the device responds to be configured. In the master
interface, these address pins allow the SMBus address of the serial
configuration EEPROM from which data is loaded to be configured. The
SMBus address is set up on negation of PERSTN by sampling the
corresponding address pins. When the pins are sampled, the resulting
address is assigned as shown in Table 1.
Product Description
Utilizing standard PCI Express interconnect, the PES64H16 provides
the most efficient system interconnect switching for applications
requiring high throughput, low latency, and simple board layout with a
Non-bifurcated
x8
x8
x8
Fully Bifurcated
x4
x4
x4
x4
x4
4
5
6
7
3 2
1 0
15
x8
14
13
x8
12
4
3
2
1
0
15
x4
14
13
x4
x4
x4
x4
x4
x4
5
6
x8
8 9
x8
10 11
x8
7
8
x4
9
x4
10
x4
11
x4
12
Figure 2 Port Configuration Examples
Note:
The configurations in the above diagram show the maximum port widths. The PES64H16 can negotiate to narrower port widths —
x4, x2, or x1.
2 of 49
September 28, 2011
IDT 89HPES64H16 Data Sheet
Bit
1
2
3
4
5
6
7
Slave
SMBus
Address
SSMBADDR[1]
SSMBADDR[2]
SSMBADDR[3]
0
SSMBADDR[5]
1
1
Master
SMBus
Address
MSMBADDR[1]
MSMBADDR[2]
MSMBADDR[3]
MSMBADDR[4]
1
0
1
Table 1 Master and Slave SMBus Address Assignment
As shown in Figure 3, the master and slave SMBuses may be used in a unified or split configuration. In the unified configuration, shown in Figure
3(a), the master and slave SMBuses are tied together and the PES64H16 acts both as a SMBus master as well as a SMBus slave on this bus. This
requires that the SMBus master or processor that has access to PES64H16 registers supports SMBus arbitration. In some systems, this SMBus
master interface may be implemented using general purpose I/O pins on a processor or micro controller, and may not support SMBus arbitration. To
support these systems, the PES64H16 may be configured to operate in a split configuration as shown in Figure 3(b).
In the split configuration, the master and slave SMBuses operate as two independent buses and thus multi-master arbitration is never required.
The PES64H16 supports reading and writing of the serial EEPROM on the master SMBus via the slave SMBus, allowing in system programming of
the serial EEPROM.
PES64H16
Processor
SMBus
Master
Serial
EEPROM
...
Other
SMBus
Devices
PES64H16
Processor
SMBus
Master
...
Other
SMBus
Devices
SSMBCLK
SSMBDAT
MSMBCLK
MSMBDAT
SSMBCLK
SSMBDAT
MSMBCLK
MSMBDAT
Serial
EEPROM
(a) Unified Configuration and Management Bus
(b) Split Configuration and Management Buses
Figure 3 SMBus Interface Configuration Examples
Hot-Plug Interface
The PES64H16 supports PCI Express Hot-Plug on each downstream port (ports 1 through 15). To reduce the number of pins required on the
device, the PES64H16 utilizes an external I/O expander, such as that used on PC motherboards, connected to the SMBus master interface. Following
reset and configuration, whenever the state of a Hot-Plug output needs to be modified, the PES64H16 generates an SMBus transaction to the I/O
expander with the new value of all of the outputs. Whenever a Hot-Plug input changes, the I/O expander generates an interrupt which is received on
the IOEXPINTN input pin (alternate function of GPIO) of the PES64H16. In response to an I/O expander interrupt, the PES64H16 generates an
SMBus transaction to read the state of all of the Hot-Plug inputs from the I/O expander.
General Purpose Input/Output
The PES64H16 provides 32 General Purpose I/O (GPIO) pins that may be individually configured as general purpose inputs, general purpose
outputs, or alternate functions. Some GPIO pins are shared with other on-chip functions. These alternate functions may be enabled via software,
SMBus slave interface, or serial configuration EEPROM.
3 of 49
September 28, 2011
IDT 89HPES64H16 Data Sheet
Pin Description
The following tables lists the functions of the pins provided on the PES64H16. Some of the functions listed may be multiplexed onto the same pin.
The active polarity of a signal is defined using a suffix. Signals ending with an “N” are defined as being active, or asserted, when at a logic zero (low)
level. All other signals (including clocks, buses, and select lines) will be interpreted as being active, or asserted, when at a logic one (high) level. Differ-
ential signals end with a suffix “N” or “P.” The differential signal ending in “P” is the positive portion of the differential pair and the differential signal
ending in “N” is the negative portion of the differential pair.
Signal
PE0RP[3:0]
PE0RN[3:0]
PE0TP[3:0]
PE0TN[3:0]
PE1RP[3:0]
PE1RN[3:0]
PE1TP[3:0]
PE1TN[3:0]
PE2RP[3:0]
PE2RN[3:0]
PE2TP[3:0]
PE2TN[3:0]
PE3RP[3:0]
PE3RN[3:0]
PE3TP[3:0]
PE3TN[3:0]
PE4RP[3:0]
PE4RN[3:0]
PE4TP[3:0]
PE4TN[3:0]
PE5RP[3:0]
PE5RN[3:0]
PE5TP[3:0]
PE5TN[3:0]
PE6RP[3:0]
PE6RN[3:0]
PE6TP[3:0]
PE6TN[3:0]
PE7RP[3:0]
PE7RN[3:0]
PE7TP[3:0]
PE7TN[3:0]
Type
I
O
I
Name/Description
PCI Express Port 0 Serial Data Receive.
Differential PCI Express receive pairs for
port 0. Port 0 is the upstream port.
PCI Express Port 0 Serial Data Transmit.
Differential PCI Express transmit pairs for
port 0. Port 0 is the upstream port.
PCI Express Port 1 Serial Data Receive.
Differential PCI Express receive pairs for
port 1. When port 0 is merged with port 1, these signals become port 0 receive pairs
for lanes 4 through 7.
PCI Express Port 1 Serial Data Transmit.
Differential PCI Express transmit pairs for
port 1. When port 0 is merged with port 1, these signals become port 0 transmit pairs
for lanes 4 through 7.
PCI Express Port 2 Serial Data Receive.
Differential PCI Express receive pairs for
port 2.
PCI Express Port 2 Serial Data Transmit.
Differential PCI Express transmit pairs for
port 2.
PCI Express Port 3 Serial Data Receive.
Differential PCI Express receive pairs for
port 3. When port 2 is merged with port 3, these signals become port 2 receive pairs
for lanes 4 through 7.
PCI Express Port 3 Serial Data Transmit.
Differential PCI Express transmit pairs for
port 2. When port 2 is merged with port 3, these signals become port 2 transmit pairs
for lanes 4 through 7.
PCI Express Port 4 Serial Data Receive.
Differential PCI Express receive pairs for
port 4.
PCI Express Port 4 Serial Data Transmit.
Differential PCI Express transmit pairs for
port 4.
PCI Express Port 5 Serial Data Receive.
Differential PCI Express receive pairs for
port 5. When port 4 is merged with port 5, these signals become port 4 receive pairs
for lanes 4 through 7.
PCI Express Port 5 Serial Data Transmit.
Differential PCI Express transmit pairs for
port 5. When port 4 is merged with port 5, these signals become port 4 transmit pairs
for lanes 4 through 7.
PCI Express Port 6 Serial Data Receive.
Differential PCI Express receive pairs for
port 6.
PCI Express Port 6 Serial Data Transmit.
Differential PCI Express transmit pairs for
port 6.
PCI Express Port 7 Serial Data Receive.
Differential PCI Express receive pairs for
port 7. When port 6 is merged with port 7, these signals become port 6 receive pairs
for lanes 4 through 7.
PCI Express Port 7 Serial Data Transmit.
Differential PCI Express transmit pairs for
port 7. When port 6 is merged with port 7, these signals become port 6 transmit pairs
for lanes 4 through 7.
Table 2 PCI Express Interface Pins (Part 1 of 2)
O
I
O
I
O
I
O
I
O
I
O
I
O
4 of 49
September 28, 2011
IDT 89HPES64H16 Data Sheet
Signal
PE8RP[3:0]
PE8RN[3:0]
PE8TP[3:0]
PE8TN[3:0]
PE9RP[3:0]
PE9RN[3:0]
PE9TP[3:0]
PE9TN[3:0]
PE10RP[3:0]
PE10RN[3:0]
PE10TP[3:0]
PE10TN[3:0]
PE11RP[3:0]
PE11RN[3:0]
PE11TP[3:0]
PE11TN[3:0]
PE12RP[3:0]
PE12RN[3:0]
PE12TP[3:0]
PE12TN[3:0]
PE13RP[3:0]
PE13RN[3:0]
PE13TP[3:0]
PE13TN[3:0]
PE14RP[3:0]
PE14RN[3:0]
PE14TP[3:0]
PE14TN[3:0]
PE15RP[3:0]
PE15RN[3:0]
PE15TP[3:0]
PE15TN[3:0]
REFCLKM
Type
I
O
I
Name/Description
PCI Express Port 8 Serial Data Receive.
Differential PCI Express receive pairs for
port 8.
PCI Express Port 8 Serial Data Transmit.
Differential PCI Express transmit pairs for
port 8.
PCI Express Port 9 Serial Data Receive.
Differential PCI Express receive pairs for
port 9. When port 8 is merged with port 9, these signals become port 8 receive pairs
for lanes 4 through 7.
PCI Express Port 9 Serial Data Transmit.
Differential PCI Express transmit pairs for
port 9. When port 8 is merged with port 9, these signals become port 8 transmit pairs
for lanes 4 through 7.
PCI Express Port 10 Serial Data Receive.
Differential PCI Express receive pairs for
port 10.
PCI Express Port 10 Serial Data Transmit.
Differential PCI Express transmit pairs
for port 10.
PCI Express Port 11 Serial Data Receive.
Differential PCI Express receive pairs for
port 11. When port 10 is merged with port 11, these signals become port 10 receive
pairs for lanes 4 through 7.
PCI Express Port 11 Serial Data Transmit.
Differential PCI Express transmit pairs
for port 11. When port 10 is merged with port 11, these signals become port 10 trans-
mit pairs for lanes 4 through 7.
PCI Express Port 12 Serial Data Receive.
Differential PCI Express receive pairs for
port 12.
PCI Express Port 12 Serial Data Transmit.
Differential PCI Express transmit pairs
for port 12.
PCI Express Port 13 Serial Data Receive.
Differential PCI Express receive pairs for
port 13. When port 12 is merged with port 13, these signals become port 12 receive
pairs for lanes 4 through 7.
PCI Express Port 13 Serial Data Transmit.
Differential PCI Express transmit pairs
for port 13. When port 12 is merged with port 13, these signals become port 12 trans-
mit pairs for lanes 4 through 7.
PCI Express Port 14 Serial Data Receive.
Differential PCI Express receive pairs for
port 14.
PCI Express Port 14 Serial Data Transmit.
Differential PCI Express transmit pairs
for port 14.
PCI Express Port 15 Serial Data Receive.
Differential PCI Express receive pairs for
port 15. When port 14 is merged with port 15, these signals become port 14 receive
pairs for lanes 4 through 7.
PCI Express Port 15 Serial Data Transmit.
Differential PCI Express transmit pairs
for port 15. When port 14 is merged with port 15, these signals become port 14 trans-
mit pairs for lanes 4 through 7.
PCI Express Reference Clock Mode Select.
This signal selects the frequency of the
reference clock input.
0x0 - 100 MHz
0x1 - 125 MHz
PCI Express Reference Clock.
Differential reference clock pair input. This clock is
used as the reference clock by on-chip PLLs to generate the clocks required for the
system logic and on-chip SerDes. The frequency of the differential reference clock is
Recently, the golden ratio of happy couples was released. There is a golden ratio for body shape, and the same is true for marriage. Differences in height, age, and even monthly salary may become fact...
Cool and beautiful, international female characters interpret the high-tech application of touch solutions, including Microchip's award-winning technology , an experience that is better than a science...
The topic of my graduation project is video decoding based on DSP. I want to find a book to read during the winter vacation. I have no foundation in DSP. Please give me some advice and recommend one o...
When high-speed data is transmitted through long PCB wires, it is easy to be affected by dielectric loss and become distorted. It is difficult to solve many SI/EMI design problems faced in the GHz fre...
Recently, the U.S. Department of Commerce announced that it would prohibit companies in the country from selling any electronic technology or communication components to ZTE, a Chinese communicatio...[Details]
In our common sense, the word technology often has two definitions. The first is the technology sealed in the laboratory. They are like flowers on the mountain top. Only a few people on the mountai...[Details]
Regarding the PHY construction of LWIP, the PHY chip used is LAN8720A, RMII mode. Regarding the hardware connection part, the Atomic board F407 is used, and the hardware connection is as follows: ...[Details]
introduction STM32 has many registers, which are difficult to remember, so the official packaged two sets of library functions. One is the standard library, but the official has not updated it on F7,...[Details]
I used the bit definition in my 51 program: bit flag. After defining it this way, I ran the program and downloaded it to the circuit board. I found that the flag was not the value I set, which led to...[Details]
The analog watchdog of the ADC is used to check if the voltage is out of bounds. It has two upper and lower bounds, which can be set in the registers ADC_HTR and ADC_LTR respectively. The library fun...[Details]
The Vatican Secret Archives is one of the world's greatest historical collections, but many of its documents have never been transcribed. Recently, a project called Codice Ratio used a
combination...[Details]
1. Function and purpose There are two pins BOOT0 and BOOT1 on each STM32 chip. The level status of these two pins when the chip is reset determines which area the program starts from after th...[Details]
OSC_IN and OSC_OUT are external crystal pins by default. If you do not use an external crystal oscillator on the STM32, how to connect OSC_IN and OSC_OUT If you use the internal RC oscillator instead...[Details]
The first one is a DMA mode of multiple channel acquisition void ADC_DMA_Config(void) { ADC_InitTypeDef ADC_InitStructure; RCC_HSICmd(ENABLE); while (RCC_GetFlagStatus(RCC_FLAG_HSIRDY) == RESET); ...[Details]
STM32 ADC multi-channel conversion Description: Use ADC to continuously collect 11 analog signals and transfer them to memory through DMA. ADC is configured to scan and continuously convert mode,...[Details]
Interrupts and timers implement a 24-hour clock. The program is as follows: #include reg52.h #define PORTLEN P0 sbit bit_select = P2^0; sbit seg_select = P2^1; unsigned char src = {0x3f,0x06,0...[Details]
Getting to the bottom of blockchain
Since last year, blockchain has become the hottest word in both the financial and non-financial circles. Some people use it as a gimmick to engage in va...[Details]
A group of young people who looked like they were in their twenties or thirties were squatting on the edge of the factory flower bed. Some were looking at their phones helplessly, while others were...[Details]
Talking
京公网安备 11010802033920号
EEWORLD
