EEWORLDEEWORLDEEWORLD

Part Number

Search

89PES32T8

Description
Micro Peripheral IC
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size47KB,2 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric View All

89PES32T8 Overview

Micro Peripheral IC

89PES32T8 Parametric

Parameter NameAttribute value
MakerIDT (Integrated Device Technology)
package instruction,
Reach Compliance Codecompliant

89PES32T8 Preview

32-Lane 8-Port PCI Express®
Switch
89PES32T8
Product Brief
Device Overview
The 89HPES32T8 is a member of the IDT PRECISE™ family of PCI
Express® switching solutions. The PES32T8 is a 32-lane, 8-port periph-
eral chip that performs PCI Express Packet switching with a feature set
optimized for high performance applications such as servers, storage,
and communications/networking. It provides connectivity and switching
functions between a PCI Express upstream port and up to seven down-
stream ports and supports switching between downstream ports.
High Performance PCI Express Switch
– Thirty-two 2.5 Gbps PCI Express lanes
– Eight switch ports
– Upstream port configurable up to x8
– Downstream ports configurable up to x8
– Low-latency cut-through switch architecture
– Support for Max Payload Size up to 2048 bytes
– One virtual channel
– Eight traffic classes
– PCI Express Base Specification Revision 1.1 compliant
Flexible Architecture with Numerous Configuration Options
– Automatic per port link width negotiation to x8, x4, x2 or x1
– Automatic lane reversal on all ports
– Automatic polarity inversion on all lanes
– Ability to load device configuration from serial EEPROM
Features
Legacy Support
– PCI compatible INTx emulation
– Bus locking
Highly Integrated Solution
– Requires no external components
– Incorporates on-chip internal memory for packet buffering and
queueing
– Integrates thirty-two 2.5 Gbps embedded SerDes with 8B/10B
encoder/decoder (no separate transceivers needed)
Reliability, Availability, and Serviceability (RAS) Features
– Supports ECRC and Advanced Error Reporting
– Internal end-to-end parity protection on all TLPs ensures data
integrity even in systems that do not implement end-to-end
CRC (ECRC)
– Supports PCI Express Native Hot-Plug, Hot-Swap capable I/O
– Compatible with Hot-Plug I/O expanders used on PC and
server motherboards
Power Management
– Utilizes advanced low-power design techniques to achieve low
typical power consumption
– Supports PCI Power Management Interface specification
(PCI-PM 1.1)
• Supports device power management states: D0, D3
hot
and
D3
cold
– Unused SerDes are disabled
Block Diagram
8-Port Switch Core / 32 PCI Express Lanes
Frame Buffer
Route Table
Port
Arbitration
Scheduler
Transaction Layer
Data Link Layer
Transaction Layer
Data Link Layer
Transaction Layer
Data Link Layer
Multiplexer / Demultiplexer
Phy
Logical
Layer
Phy
Logical
Layer
Phy
Logical
Layer
Phy
Logical
Layer
Multiplexer / Demultiplexer
Phy
Logical
Layer
Phy
Logical
Layer
Phy
Logical
Layer
Phy
Logical
Layer
Multiplexer / Demultiplexer
Phy
Logical
Layer
Phy
Logical
Layer
Phy
Logical
Layer
Phy
Logical
Layer
SerDes
SerDes
SerDes
SerDes
SerDes
SerDes
SerDes
SerDes
SerDes
SerDes
SerDes
SerDes
(Port 0)
(Port 1)
Figure 1 Internal Block Diagram
(Port 7)
IDT and the IDT logo are trademarks of Integrated Device Technology, Inc.
1 of 2
©
2007 Integrated Device Technology, Inc.
February 8, 2007
IDT 89PES32T8 Product Brief
Testability and Debug Features
– Ability to read and write any internal register via the SMBus
Sixteen General Purpose Input/Output Pins
– Each pin may be individually configured as an input or output
– Each pin may be individually configured as an interrupt input
– Some pins have selectable alternate functions
Packaged in a 31mm x 31mm 500-ball BGA with 1mm ball
spacing
Processor
Processor
North
Bridge
Memory
Memory
Memory
Memory
Product Description
x8
PES32T8
Utilizing standard PCI Express interconnect, the PES32T8 provides
the most efficient fan-out solution for applications requiring high
throughput, low latency, and simple board layout with a minimum
number of board layers. It provides 16 GBps (128 Gbps) of aggregated,
full-duplex switching capacity through 32 integrated serial lanes, using
proven and robust IDT technology. Each lane provides 2.5 Gbps of
bandwidth in both directions and is fully compliant with PCI Express
Base specification 1.1.
The PES32T8 is based on a flexible and efficient layered architec-
ture. The PCI Express layers consist of SerDes, Physical, Data Link and
Transaction layers. The PES32T8 can operate either as a store and
forward or cut-through switch and is designed to switch memory and I/O
transactions. It supports eight Traffic Classes (TCs) and one Virtual
Channel (VC) with sophisticated resource management to enable effi-
cient switching and I/O connectivity.
x4
PCI Express
Slots
x4
x8
I/O
10GbE
x8
I/O
10GbE
I/O
SATA
I/O
SATA
Figure 2 I/O Expansion Application
8-port
7-port
6-port
5-port
4-port
PCIe x8
PCIe x8
PCIe x8
PCIe x8
x8 upstream
PES32T8
PES32T8
PES32T8
PES32T8
x4 x4
x4 x4
x4 x4
x8
x4
x4
x4
x4
x8
x8
x4
x4
x8
x8
x8
PCIe x4
X4 upstream
PES32T8
x4 x4 x4 x4 x4 x4 x4
Figure 3 Configuration Options
CORPORATE HEADQUARTERS
6024 Silver Creek Valley Road
San Jose, CA 95138
for SALES:
800-345-7015 or 408-284-8200
fax: 408-284-2775
www.idt.com
for Tech Support:
email: ssdhelp@idt.com
phone: 408-284-8208
2 of 2
February 8, 2007

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 874  366  2857  794  2648  18  8  58  16  54 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号