EEWORLDEEWORLDEEWORLD

Part Number

Search

MK1621-01STR

Description
Clock Generator, 27MHz, CMOS, PDSO16, 0.150 INCH, SOIC-16
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size36KB,4 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric View All

MK1621-01STR Overview

Clock Generator, 27MHz, CMOS, PDSO16, 0.150 INCH, SOIC-16

MK1621-01STR Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerIDT (Integrated Device Technology)
Parts packaging codeSOIC
package instructionSOP, SOP16,.25
Contacts16
Reach Compliance Codeunknown
ECCN codeEAR99
JESD-30 codeR-PDSO-G16
JESD-609 codee0
length9.9 mm
Number of terminals16
Maximum operating temperature70 °C
Minimum operating temperature
Maximum output clock frequency27 MHz
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Encapsulate equivalent codeSOP16,.25
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply3.3/5 V
Master clock/crystal nominal frequency24.576 MHz
Certification statusNot Qualified
Maximum seat height1.778 mm
Maximum supply voltage5.5 V
Minimum supply voltage3 V
Nominal supply voltage5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width3.9 mm
uPs/uCs/peripheral integrated circuit typeCLOCK GENERATOR, OTHER

MK1621-01STR Preview

I C R O
C
LOC K
Description
The MK1621 is a low cost, low jitter, high
performance clock synthesizer designed for audio
systems. Using analog Phase-Locked Loop (PLL)
techniques, the device accepts a 24.576 MHz
crystal or clock input to produce multiple output
clocks. The power down pin turns off the device,
drawing less than 10 µA at 3.3 V.
MicroClock offers a wide variety of clock
synthesizers for desktop and portable computers.
Consult MicroClock to eliminate crystals and
oscillators from your board.
MK1621
Audio Clock Source
Features
• Packaged in 16 pin narrow (150 mil) SOIC
• Inexpensive 24.576 MHz crystal or clock input
• Power down turns off chip
• Low jitter
• Four output clocks
• 25 mA output drive capability at TTL levels
• 3.3V or 5V supply voltage
• Advanced, low power, sub-micron CMOS process
Block Diagram
VDD
3
GND
5
PD
Clock Synthesis
and Control
Circuitry
Output
Buffer
Output
Buffer
27.000 MHz
13.500 MHz
24.576 MHz
crystal
X1
Crystal
Oscillator
X2
Output
Buffer
24.576 MHz
24.576 MHz
(Capacitors optional)
1
Revision 072597
Printed 11/15/00
MicroClock Division of ICS•1271 Parkmoor Ave.•San Jose•CA•95126•(408)295-9800tel•(408)295-9818fax
MDS 1621C A
I C R O
C
LOC K
Pin Assignment
X1/ICLK
VDD
VDD
GND
GND
GND
GND
13.5M
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
X2
NC
24.5M
24.5M
27M
VDD
GND
PD
MK1621
Audio Clock Source
16 pin narrow (150 mil) SOIC
Pin Descriptions
Number
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
Name
X1/ICLK
VDD
VDD
GND
GND
GND
GND
13.5M
PD
GND
VDD
27M
24.5M
24.5M
NC
X2
Type
I
P
P
P
P
P
P
O
I
P
P
O
O
O
-
O
Description
Crystal connection. Connect to 24.576 MHz crystal or clock.
Connect to +3.3V or 5V.
Connect to +3.3V or 5V.
Connect to ground.
Connect to ground.
Connect to ground.
Connect to ground.
13.500 MHz clock output.
Power Down. Active low. Clocks stop low.
Connect to ground.
Connect to +3.3V or 5V.
27.000 MHz clock output.
24.576 MHz buffered crystal clock output.
24.576 MHz buffered crystal clock output.
No Connect.
Crystal connection. Connect to 24.576 MHz crystal. Leave unconnected for clock input.
Key: I = Input, O = output, P = power supply connection
2
Revision 072597
Printed 11/15/00
MicroClock Division of ICS•1271 Parkmoor Ave.•San Jose•CA•95126•(408)295-9800tel•(408)295-9818fax
MDS 1621C A
I C R O
C
LOC K
Electrical Specifications
Parameter
Supply voltage, VDD
Inputs and Clock Outputs
Ambient Operating Temperature
Soldering Temperature
Storage temperature
Operating Voltage, VDD
Input High Voltage, VIH
Input Low Voltage, VIL
Output High Voltage, VOH
Output Low Voltage, VOL
Operating Supply Current, IDD, 5.0V
Operating Supply Current, IDD, 3.3V
Power Down Supply Current, IDDPD, 5V
Short Circuit Current
Input Capacitance
Input Frequency
Input Crystal Accuracy
Frequency Error, 27 MHz
Frequency Error, 13.5 MHz
Output Clock Rise Time
Output Clock Fall Time
Output Clock Duty Cycle
Maximum Absolute Jitter, short term
Notes:
Conditions
Referenced to GND
Referenced to GND
Max of 10 seconds
-65
3.0
2
IOH=-12mA
IOL=12mA
No Load
No Load
No Load
Each output
VDD-0.4
Minimum
MK1621
Audio Clock Source
Typical
Maximum
7
VDD+0.5
70
260
150
5.5
0.8
0.4
23
13
7
±50
7
24.576
±30
6
6
1.5
1.5
55
Units
V
V
°C
°C
°C
V
V
V
V
V
mA
mA
µA
mA
pF
MHz
ppm
ppm
ppm
ns
ns
%
ps
ABSOLUTE MAXIMUM RATINGS (Note 1)
-0.5
0
DC CHARACTERISTICS (VDD = 5V unless noted)
AC CHARACTERISTICS (VDD = 5V unless noted)
0.8 to 2.0V
2.0 to 0.8V
At VDD/2
45
50
200
1. Stresses beyond those listed under Absolute Maximum Ratings could cause permanent damage to the device. Prolonged
exposure to levels above the operating limits but below the Absolute Maximums may affect device reliability.
External Components
The MK1621 requires a minimum number of external components for proper operation. Decoupling
capacitors of 0.1µF should be connected between VDD and GND on pins 3 and 5, as close to the MK1621
as possible. A series termination resistor of 33Ω may be used for each clock output. If a clock input is not
used, the 24.576 MHz crystal must be connected as close to the chip as possible; if the crystal has a load
capacitance of 18pF or less, no external capacitors are needed for the crystal. If exact tuning is required for
crystals with load capacitance above 18 pF, crystal capacitors should be connected from pins X1 to ground
and X2 to ground. The value (in pF) of these crystal capacitors should be = (C
L
-18)*2, where C
L
is the
crystal load capacitance in pF. So for a crystal with 20pF load capacitance, the crystal capacitors should be
4pF each.
3
Revision 072597
Printed 11/15/00
MicroClock Division of ICS•1271 Parkmoor Ave.•San Jose•CA•95126•(408)295-9800tel•(408)295-9818fax
MDS 1621C A
I C R O
C
LOC K
Package Outline and Package Dimensions
MK1621
Audio Clock Source
16 pin SOIC narrow
Symbol
A
b
c
D
E
H
e
h
Q
Inches
Min
Max
0.055 0.070
0.013 0.019
0.007 0.010
0.385 0.400
0.150 0.160
0.225 0.245
.050 BSC
0.016
0.004
0.01
Millimeters
Min
Max
1.397
1.778
0.330
0.483
0.191
0.254
9.779 10.160
3.810
4.064
5.715
6.223
1.27 BSC
0.406
0.102
0.254
E
H
D
Q
e
b
c
h x 45°
A
Ordering Information
Part/Order Number
MK1621-01S
MK1621-01STR
Marking
MK1621-01S
MK1621-01S
Shipping packaging
tubes
tape and reel
Package
16 pin SOIC
16 pin SOIC
Temperature
0-70°C
0-70°C
While the information presented herein has been checked for both accuracy and reliability, MicroClock Incorporated assumes no responsibility for either its use or for the
infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in
normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements
are not recommended without additional processing by MicroClock. MicroClock reserves the right to change any circuitry or specifications without notice. MicroClock does not
authorize or warrant any MicroClock product for use in life support devices or critical medical instruments.
4
Revision 072597
Printed 11/15/00
MicroClock Division of ICS•1271 Parkmoor Ave.•San Jose•CA•95126•(408)295-9800tel•(408)295-9818fax
MDS 1621C A
Relay application patent
Does anyone know or understand the patent of such a relay? A patent for a relay with two sets of normally open contacts and its application in a three-phase AC system...
elvike Integrated technical exchanges
A DMA problem, experts come to take a look, thanks
There is a development board with an FPGA on it. There is a FIFO in the FPGA. Now DMA is used to transfer the data in the FIFO to the memory. The tool currently used is DS. If the FIFO is 1K in size, ...
sunxinyu Embedded System
createdialog no wm_command message
When creating a dialog from the same template, using dialogbox, everything works fine. However, when creating a dialog using createdialog, there is only WM_INITDIALOG in the callback, but no WM_COMMAN...
宝剑出鞘 Embedded System
The problem has been found! STM32 made a 485 communication, but it turned out to be a ghost! Please help me find the ghost!!!
[i=s] This post was last edited by Xiaoyue on 2016-11-23 10:44 [/i] Let me explain the cause of the problem: There is a frequency detection circuit in the board that detects the 50Hz industrial freque...
小跃同学 stm32/stm8
Using FPGA to measure time interval with high accuracy
Hello everyone, I would like to ask, has anyone used FPGA to make high-precision time measurements, with time intervals of 0.1ns or 10ps? I have seen literature showing that someone used FPGA to achie...
cqr FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 455  2562  2600  2104  2807  10  52  53  43  57 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号